IJSRSET calls volunteers interested to contribute towards the scientific development in the field of Science, Engineering and Technology

Home > IJSRSET1184893                                                     

Design of Dual Quality 4:2 Reverse Compressor Based Configurable Multiplier


C. Keerthi, S. Siddeswara Reddy
  • Abstract
  • Authors
  • Keywords
  • References
  • Details
Reversible logic gates became very important and computing paradigm having its applications in low power CMOS technologies and Quantum computing we proposed reversible gates methodology also introduces for quantum cost reducing of circuit. Multiplier plays a vital role in many applications such as digital image processing, digital signal processing etc so it is important to design the multiplier with low power consumption and reduced delay. In order to reduce this factor we design the multiplier using four 4:2 compressor and these compressors has a switching mode and this is used to switch between the exact and approximate modes. In this paper, we introduce a novel architecture to perform high speed multiplication using ancient Vedic math techniques. A new high speed approach utilizing Dual quality 4:2 reverse compressor. The efficiencies of these compressors in a 16-bit multiplier are evaluated and by comparing their parameters with those of the state-of-the-art approximate multipliers. The results of comparison indicate, average lower delay and power consumption in the approximate mode. This paper is synthesized and simulated in XILINX software using verilog as hardware description language.

C. Keerthi, S. Siddeswara Reddy

Reversible Gates, Compressors, Vedic Multiplier

  1. P. Kulkarni, P. Gupta, and M. Ercegovac, "Trading accuracy for power with an underdesigned multiplier architecture," in Proc. 24th Int. Conf. VLSI Design, Jan. 2011, pp. 346–351.
  2. D. Baran, M. Aktan, and V. G. Oklobdzija, "Multiplier structures for low power applications in deep-CMOS," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2011, pp. 1061–1064.
  3. S. Ghosh, D. Mohapatra, G. Karakonstantis, and K. Roy, "Voltage scalable high-speed robust hybrid arithmetic units using adaptive clocking," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 18, no. 9, pp. 1301–1309, Sep. 2010.
  4. O. Akbari, M. Kamal, A. Afzali-Kusha, and M. Pedram, "RAP-CLA: A reconfigurable approximate carry look-ahead adder," IEEE Trans. Circuits Syst. II, Express Briefs, doi: 10.1109/TCSII.2016.2633307.
  5. A. Sampson et al., "EnerJ: Approximate data types for safe and general low-power computation," in Proc. 32nd ACM SIGPLAN Conf. Program. Lang. Design Implement. (PLDI), 2011, pp. 164–174.
  6. A. Raha, H. Jayakumar, and V. Raghunathan, "Input-based dynamic reconfiguration of approximate arithmetic units for video encoding," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 24, no. 3, pp. 846–857, May 2015.
  7. J. Joven et al., "QoS-driven reconfigurable parallel computing for NoC-based clustered MPSoCs," IEEE Trans. Ind. Informat., vol. 9, no. 3, pp. 1613–1624, Aug. 2013.
  8. R. Ye, T. Wang, F. Yuan, R. Kumar, and Q. Xu, "On reconfiguration oriented approximate adder design and its application," in Proc. IEEE/ACM Int. Conf. Comput. Aided Design (ICCAD), Nov. 2013, pp. 48–54.
  9. M. Shafique, W. Ahmad, R. Hafiz, and J. Henkel, "A low latency generic accuracy configurable adder," in Proc. 52nd ACM/EDAC/IEEE Design Autom. Conf. (DAC), Jun. 2015, pp. 1–6.
  10. S. Narayanamoorthy, H. A. Moghaddam, Z. Liu, T. Park, and N. S. Kim, "Energy-efficient approximate multiplication for digital signal processing and classification applications," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no. 6, pp. 1180–1184, Jun. 2015.
  11. S. Hashemi, R. I. Bahar, and S. Reda, "DRUM: A dynamic range unbiased multiplier for approximate applications," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Design (ICCAD), Austin, TX, USA, Nov. 2015, pp. 418–425.
  12. K. Y. Kyaw, W. L. Goh, and K. S. Yeo, "Low-power high-speed multiplier for error-tolerant application," in Proc. IEEE Int. Conf. Electron Devices Solid-State Circuits (EDSSC), Dec. 2010, pp. 1–4.
  13. H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie, and C. Lucas, "Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 4, pp. 850–862, Apr. 2010.
  14. A. Momeni, J. Han, P. Montuschi, and F. Lombardi, "Design and analysis of approximate compressors for multiplication," IEEE Trans. Comput., vol. 64, no. 4, pp. 984–994, Apr. 2015.
  15. C. H. Lin and I. C. Lin, "High accuracy approximate multiplier with error correction," in Proc. IEEE 31st Int. Conf. Comput. Design (ICCD), Oct. 2013, pp. 33–38.
  16. C. Liu, J. Han, and F. Lombardi, "A low-power, high-performance approximate multiplier with configurable partial error recovery," in Proc. Conf. Design, Autom. Test Eur. (DATE), 2014, Art. no. 95.
  17. R. Zendegani, M. Kamal, M. Bahadori, A. Afzali-Kusha, and M. Pedram, "RoBA multiplier: A rounding-based approximate multiplier for high-speed yet energy-efficient digital signal processing," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., doi: 10.1109/TVLSI.2016.2587696.
  18. C. H. Chang, J. Gu, and M. Zhang, "Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 10, pp. 1985–1997, Oct. 2004.
  19. D. Baran, M. Aktan, and V. G. Oklobdzija, "Energy efficient implementation of parallel CMOS multipliers with improved compressors," in Proc. ACM/IEEE Int. Symp. Low-Power Electron. Design (ISLPED), Aug. 2010, pp. 147–152.
  20. J. Liang, J. Han, and F. Lombardi, "New metrics for the reliability of approximate and probabilistic adders," IEEE Trans. Comput., vol. 62, no. 9, pp. 1760–1771, Sep. 2013.
  21. (2016). NanGate—The Standard Cell Library Optimization Company. Online]. Available: http://www.nangate.com/

Publication Details

Published in : Volume 4 | Issue 8 | May-June - 2018
Date of Publication Print ISSN Online ISSN
2018-06-30 2395-1990 2394-4099
Page(s) Manuscript Number   Publisher
304-311 IJSRSET1184893   Technoscience Academy

Cite This Article

C. Keerthi, S. Siddeswara Reddy , "Design of Dual Quality 4:2 Reverse Compressor Based Configurable Multiplier", International Journal of Scientific Research in Science, Engineering and Technology(IJSRSET), Print ISSN : 2395-1990, Online ISSN : 2394-4099, Volume 4, Issue 8, pp.304-311, May-June-2018.
URL : http://ijsrset.com/IJSRSET1184893.php