IJSRSET calls volunteers interested to contribute towards the scientific development in the field of Science, Engineering and Technology

Home > IJSRSET151161                                                     

Merge FSM Based Low Power Packet Classification


Swapna S.R, Dr Sreeja Mole S.S
  • Abstract
  • Authors
  • Keywords
  • References
  • Details
Packet classification is a vital and complicated task as the processing of packets should be done at a specified line speed. In order to classify a packet as belonging to a particular flow or set of flows, network nodes must perform a search over a set of filters using multiple fields of the packet as the search key. Packet classification is used by networking equipment to sort packets into flows by comparing their headers to a list of rules. A flow is used to decide a packets priority and the manner in which it is processed. Packet classification is a difficult task due to the fact that all packets must be processed at wire speed and rulesets can contain tens of thousands of rules. Also the performance of today's packet classification solutions depends on the characteristics of rulesets. The range-based packet classification function maps input packets to the highest-priority matching rule in a given rule set specified by ranges. In this project, a Merge FSM model based Classifier is proposed to reduce its complexity and time consumption. The contributions of this work towards the area of packet classification are hardware accelerators that allow packet classification to be implemented at core network line speeds when classifying packets using rulesets containing tens of thousands of rules. A new pre-cutting process has been implemented to reduce the memory size to fit in an FPGA. This classifier can classify packets with high speed and with a power consumption factor of less than 3W. The proposed algorithm also removes the need for floating point division to be performed when classifying a packet, allowing higher clock speeds and thus obtaining higher throughputs.

Swapna S.R, Dr Sreeja Mole S.S

Packet Classification, Low Power, Accelerator, FSM, Throughput, Speed, Classification Engine

'[1]. Usage and population    statistics (2012,jun.) [online].Available:http://www.internetworldstats.com/stats.htm
[2]. P. Gupta and N. McKeown, “Packet classification using hierarchical intelligent cuttings,” IEEE Micro, Feb. 2000,vol. 20, no. 1, pp. 34–4.
[3]. T. Woo, “A modular approach to packet classification: Algorithms and results,” in Proc.  IEEE Int. Conf. Comput. Commun.,   Mar. 2000, pp. 1213–1222.
[4]. S. Singh, F. Baboescu, G. Varghese, and J. Wang, “Packet classification usingmultidimensional cutting,” in Proc. ACM Special Interest Group Data Commun. Conf., Aug.2003, pp. 213–224.
[5]. P. Gupta and N. McKeown, “Packet classification on multiple fields,” in Proc. ACM Special Interest Group Data Commun.     Conf., Sep. 1999, pp. 147–160.
[6]. T. V. Lakshman and D. Stiliadis, “High-speed policy based packet forwarding using efficient  multi-dimensional range matching,” in Proc. ACM Special Interest Group Data Commun.Conf., Sep. 1998, pp. 203–214.
[7]. V. Srinivasan, S. Suri, and G. Varghese, “Packet classification using tuple space search, ” in Proc. ACM Special Interest Group    Data Commun.Conf., Sep. 1999, pp. 135–146.

Publication Details

Published in : Volume 1 | Issue 1 | January-Febuary - 2015
Date of Publication Print ISSN Online ISSN
2015-02-25 2395-1990 2394-4099
Page(s) Manuscript Number   Publisher
369-375 IJSRSET151161   Technoscience Academy

Cite This Article

Swapna S.R, Dr Sreeja Mole S.S, "Merge FSM Based Low Power Packet Classification", International Journal of Scientific Research in Science, Engineering and Technology(IJSRSET), Print ISSN : 2395-1990, Online ISSN : 2394-4099, Volume 1, Issue 1, pp.369-375, January-Febuary-2015.
URL : http://ijsrset.com/IJSRSET151161.php