An Efficient Methodology for Multiple Fault Diagnosis Including Crosstalk Defects Using Multi-Objective Particle Swarm Optimizer

Authors

  • Aiswarya A.  Department of ECE, Narayanaguru College of Engineering, Kanyakumari District, Tamil Nadu, India
  • Shiji A.S.  Department of ECE, Narayanaguru College of Engineering, Kanyakumari District, Tamil Nadu, India
  • Dr. Sreeja Mole S. S.  Department of ECE, Narayanaguru College of Engineering, Kanyakumari District, Tamil Nadu, India

Keywords:

Effect-Cause analysis, Fault Diagnosis, Fault Model, Multiple Fault Simulation, Particle Swarm Optimization (PSO), VLSI.

Abstract

Fault diagnosis plays an important role in improving yield of the VLSI IC manufacturing process. In this paper, we propose a multiple-fault-diagnosis methodology based on the analysis of failing primary outputs and the structure of the circuit under diagnosis. This work analyzes multiple faults simultaneously based on multiple fault simulation in a particle swarm optimization environment. Here, particle swarm optimization is proposed as a multi-objective optimization algorithm by considering crosstalk effect also. Experimental results show that our technique is highly efficient and effective in terms of diagnosability and diagnostic resolution. This approach does not put any restriction on the number of simultaneous faults and has approximately linear time complexity for multiple faults.

References

  1. H. Takahashi, K. O. Boateng, K. K. Saluja, and Y. Takamatsu, “On diagnosing multiple stuck-at faults using multiple and single fault simulation in combinational circuits,” IEEE Trans. Computer Aided Design Integr. Circuits Syst., (Mar. 2002), vol. 21, no. 3, pp. 362–368.

  2. D. B. Lavo, B. Chess, T. Larrabee, and F. J. Ferguson, “Diagnosing realistic bridging faults with single stuck-at information,” IEEE Transactions on Computer Aided Des. Integr. Circuits Syst., (Mar. 1998), vol. 17, no. 3, pp. 255–268.

  3. V. J. Mehta, M. Marek-Sadowska, K.H. Tsai, and J. Rajski, “Timing-aware multiple-delay-fault diagnosis,” IEEE Trans. Computer Aided Design Integrated Circuits Syst., (Feb. 2009), vol. 28, no. 2, pp. 245–258.

  4. X. Fan, W. Moore, C. Hora, and G. Gronthoud, “Stuck-open fault diagnosis with stuck-at model,” in Proc. 10th IEEE Eur. Symposium (May 2005), pp. 182–187.

  5. B. Chess and T. Larrabee, “Creating small fault dictionaries”, Vol. 18, No. 3, pp.346-356, IEEE Trans. Computer-Aided Design, 1999.

  6.  D. Lavo and T. Larrabee, “Making cause-effect effective: low-resolution fault dictionaries”, in Proc. Int. Test Conf. (ITC), (2001), pp. 278-286.

  7. Y. Higami, K. K. Saluja, H. Takahashi, S. Kobayashi, and Y. Takamatsu, “Compaction of pass/fail-based diagnostic test vectors for combinational and sequential circuits,” in Proc. ASPDAC, (2006), pp. 75– 80.

  8. Z. Wang, M. Marek-Sadowska, K.-H. Tsai, and J. Rajski, “Analysis and methodology for multiple-fault diagnosis,” IEEE Trans. Computer Aided Design Integr. Circuits Syst (Mar. 2006), vol. 25, no. 3, pp. 558–575.

  9. J.B. Liu and A. Veneris, “Incremental Fault Diagnosis,” IEEE Trans. Computer Aided Design of Integrated Circuits and Systems (Feb. 2005), vol. 24, no. 2, pp. 240-251.

  10. M. Abramovici and M. A. Breuer, “Multiple fault diagnosis in combinational circuits based on an effect-cause analysis,” IEEE Trans. Computers (June 1980), vol. 29, pp. 451–460.

  11. A. Smith, A. Veneris, M. Ali, and A. Viglas, “Fault diagnosis and logic debugging using Boolean satisfiability,” IEEE Trans. Computer Aided Design Integrated Circuits Syst. (Oct. 2005), vol. 24, no. 10, pp. 1606–1621.

  12. B. Bosio, P. Girard, S. Pravossoudovitch, and A. Virazel, “A comprehensive framework for logic diagnosis of arbitrary defects,” IEEE Trans. Computers (Mar. 2010), vol. 59, no. 3, pp. 289–300.

  13. J. Kennedy and R. Eberhart, “Particle swarm optimization,” in Proc. IEEE Int.Conf. Neural Netw., vol.4. Nov.–Dec. 1995, pp. 1942–1948.

  14. L. Wang, C. Wu, and X. Wen, “VLSI Test Principles and Architectures: Design for Testability,” (2006), 1st ed. Amsterdam, The Netherlands: Elsevier.

  15. A. Rubio, N. Itazaki, X. Xu, and K. Kinoshita, “An approach to the analysis and detection of crosstalk faults in digital VLSI circuits,” IEEE Trans. Computer Aided Des. Integrated Circuits Syst.(1994), vol. 13, no. 3, pp. 387–395.

  16. M. Reyes-Sierra and C. Coello, “Multi-objective particle swarm optimizers: A survey on the state-of-the-art,” International Journal of Computational Research (2006), 2(3):287-308.

  17. M. Abramovici, P. R. Menon, and D. T. Miller, “Critical path tracing: An alternative to fault simulation,” in IEEE Design Test Comput. Mag.  (Feb. 1984), vol. 1, pp. 89–93.

  18. K. Wang, L. Huang, C. Zhou, and W. Pang, “Particle swarm optimization for traveling Salesman problem,” in Proc. 2nd Int. Conf. Mach. Learn. Cyberm. (Nov. 2003), vol. 3, pp. 1583–1585.

  19. Z. Wang, M. Marek-Sadowska, K. H. Tsai, and J. Rajski, “Delay-fault diagnosis using timing information,” IEEE Trans. Computer Aided Design Integrated Circuits Syst.(Sep. 2005), vol. 24, no. 9, pp. 1315–1325.

International Journal of Scientific Research in Science, Engineering and Technology

Downloads

Published

2015-02-25

Issue

Volume 1, Issue 1, January-February-2015

Section

Research Articles

License

Copyright (c) IJSRSET

Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License.

How to Cite

[1]
Aiswarya A., Shiji A.S., Dr. Sreeja Mole S. S., " An Efficient Methodology for Multiple Fault Diagnosis Including Crosstalk Defects Using Multi-Objective Particle Swarm Optimizer, International Journal of Scientific Research in Science, Engineering and Technology(IJSRSET), Print ISSN : 2395-1990, Online ISSN : 2394-4099, Volume 1, Issue 1, pp.324-329, January-February-2015.