Implementation of Optimized Floating Point Arithmetic Unit on Reconfigurable Logic

Authors(2) :-Sonam Pardhi, Nitesh Dodkey

This paper presents the FPGA implementation of a Decimal Floating Point (DFP) arithmetic unit. The design performs addition, subtraction and multiplication on 64-bit operands that use the IEEE 754-2008 DPD encoding of DFP numbers. The design uses an equal bypass adder, this adder reduces the power consumption and it also reduces the delay by reducing the gate count. The design also uses barrel shifter instead of sequential shifter to reduce delay. Also 64 bit parallel BCD multiplier is used to perform fixed point multiplication. The proposed DFP arithmetic unit supports operations on the decimal64 format and it is easily extendable for the decimal128 format.

Authors and Affiliations

Sonam Pardhi
Department of Electronics and Communication Engineering, Surbhi group of Institute, Madhya Pradesh, India
Nitesh Dodkey
Department of Electronics and Communication Engineering, Surbhi group of Institute, Madhya Pradesh, India

Floating point addition, Floating point multiplication, Floating point subtraction, FPGA, Delay, Area overhead, IEEE P754-2008

  1. M. F. Cowlishaw, “Decimal Floating-Point: Algorism for Computers,” Proc. IEEE 16th Symp. Computer Arithmetic, pp. 104-111, 2003.
  2. IBM Corporation, The ‘Telco’ benchmark, Decimal/telcoSpec.html, 2005.
  3. D.-G. for Economic and F. A. C. from the Commission to the European  Council, “Review of the Introduction of Euro Notes and Coins,” EURO PAPERS, Apr. 2002.
  4. M.F. Cowlishaw The decNumber library, v3.68. IBM,    http://speleotrove.- com/decimal/decnumber.pdf, 2013.
  5. S. Microsystems BigDecimal Class, Java 2 Platform Standard ed. 5.0, APISpecification,, 2013.
  6. M. Cornea, C. Anderson, J. Harrison, P.T.P. Tang, E. Schneider, and C. Tsen, “A Software Implementation of the IEEE 754R Decimal Floating-Point Arithmetic Using the Binary Encoding Format,” Proc. IEEE 18th Symp.
  7. ANSI/IEEE 754-1985, “Standard for Binary Floating-Point Arithmetic”.
  8. R. K. Yu, G.B. Zyner, 167 MHz radix-4 floating point multiplier, Proceedings 12th Symposium on Computer Arithmetic, 1995, pp. 149-154.
  9. C. Gamez, R. Pang, Apparatus and method for rounding operands, U.S. patent 5258943, 1993.
  10. M. Saishi, T. Minemaru, Multiplication circuit having rounding function, U.S. patent 5500812, 1996.
  11. Guy Even, Silvia M. Mueller, Peter-Michael Seidel “A dual precision IEEE Floating-point multiplier” Elsevier INTEGRATION, the VLSI journal 29 (2000) 167-180.
  12. C. Tsen, M.J. Schulte, and S.G. Navarro, “Hardware Design of a Binary Integer Decimal Based IEEE P754 Rounding Unit,” Proc. IEEE 18th Int’l Conf. Application-Specific Systems, Architectures and Processors, pp. 115-121, 2007.
  13. B.J. Hickmann, A. Krioukov, M.J. Schulte, and M.A. Erle, “A Parallel IEEE P754 Decimal Floating-Point Multiplier,” Proc. IEEE 25th Int’l Conf. Computer Design, 2007.
  14. C. Tsen, S.G. Navarro, M.J. Schulte, B. Hickmann, and K. Compton, “A Combined Decimal and Binary Floating-Point Multiplier,” Proc. IEEE 20th Int’l Conf. Application-Specific Systems, Architectures, and Processors, pp. 8-15, 2009.
  15. J. Di and J. S. Yuan, “Power-aware pipelined multiplier design based on 2-dimensional pipeline gating,” in 13th Great Lakes Symposium on VLSI. ACM, 2003, pp. 64–67.
  16. Sunjoo Hong, Taehwan Roh and Hoi-Jun Yoo, “a 145w 8×8 parallel multiplier based on optimized bypassing architecture”, department of electrical engineering, Korea advanced institute of science and technology (KAIST), Daejeon, Republic of Korea, IEEE, pp.1175-1178, 2011.
  17. Yin-Tsung Hwang, Jin-Fa Lin, Ming-Hwa Sheu and Chia-Jen Sheu, “low power multipliers using enhenced row bypassing schemes”, department of electronic engineering, National Yunlin University of science & technology, Touliu, Yunlin, Taiwan, IEEE, pp.136-140, 2007.
  18. George Economakos, Dimitris Bekiaris and Kiamal Pekmestzi, “a mixed style architecture for low power multipliers based on a bypass technique”, national technical University of Athens, school of electrical and computer engineering, heroon polytechniou 9, GR-15780 Athens, Greece, IEEE, pp.4-6, 2010.
  19. Meng-Lin Hsia and Oscal T.-C. Chen, “low power multiplier optimized by partial-product summation and adder cells”, dept. of electrical engineering, national chung cheng University, chia-yi, 621, Taiwan, IEEE, pp.3042-3045, 2009. [12] P. C. H. Meier, “analysis and design of low power digital multipliers”, Ph.D. thesis, Carnegie Mellon University, dept. of electrical and computer engineering, Pittsburgh, Pennsylvania, 1999.
  20. Carlos Minchola, Martin Vazquez and Gustavo Sutter “A FPGA IEEE 754 2008 decimal floating point adder subtractor” 2011 IEEE.
  21. Yanyu Ding, Deming Wang, Jianguo Hu and Hongzhou Tan, “A Low power Parallel Multiplier Based on Optimized-Equal-Bypassing-Technique”, Third International Conference on Information Science and Technology March, 2013 IEEE, China

Publication Details

Published in : Volume 1 | Issue 6 | November-December 2015
Date of Publication : 2015-12-30
License:  This work is licensed under a Creative Commons Attribution 4.0 International License.
Page(s) : 340-347
Manuscript Number : IJSRSET151678
Publisher : Technoscience Academy

Print ISSN : 2395-1990, Online ISSN : 2394-4099

Cite This Article :

Sonam Pardhi, Nitesh Dodkey, " Implementation of Optimized Floating Point Arithmetic Unit on Reconfigurable Logic, International Journal of Scientific Research in Science, Engineering and Technology(IJSRSET), Print ISSN : 2395-1990, Online ISSN : 2394-4099, Volume 1, Issue 6, pp.340-347, November-December-2015.
Journal URL :

Article Preview