IJSRSET calls volunteers interested to contribute towards the scientific development in the field of Science, Engineering and Technology

Home > IJSRSET162115                                                     

A Survey on Different Multiplier Architectures


Sonam Pardhi, Nitesh Dodkey
  • Abstract
  • Authors
  • Keywords
  • References
  • Details
This paper presents a comparative analysis of different multiplier architectures. The different multipliers architectures are array multiplier, a column bypass multiplier, row bypass multiplier and an array multiplier using Reversible Logic schemes. The multipliers are implemented on Spartan 2 FPGA. The architectures are compared in terms of critical path delay, power dissipation and area (resource usage in FPGA). The different multipliers are compared in terms of dynamic power consumption due to the scaling effects on leakage current. Each of these multipliers has its own trade-offs between power and delay. At last a novel multiplier is proposed, in which the number of layers is reduced to three, this will reduce the hardware resource usage and power consumption of design.

Sonam Pardhi, Nitesh Dodkey

Low Power, Multiplier, Switching Delay, Bypassing Techniques, Reversible Logic.

  1. T. Nishitani, “Micro-programmable DSP chip,” 14th Workshop on Circuits and Systems, pp.279-280, 2001.
  2. V. G. Moshnyaga and K. Tamaru, “A comparative study of switching activity reduction techniques for design of low power multipliers,” IEEE International Symposium on Circuits and Systems, pp.1560-1563, 1995.
  3. Wu, “High performance adder cell for low power pipelined multiplier,” IEEE International Symposium on Circuits and Systems, pp.57–60, 1996.
  4. T. Ahn and K. Choi, “dynamic operand interchange for low power,” Electronics Letters, Vol. 33, no. 25, pp.2118- 2120,1997.
  5. J. Choi, J. Jeon and K. Choi, “Power minimization of functional units by partially guarded computation,” International Symposium on Low-power Electronics and Design, pp.131-136, 2000.
  6. J. Ohban, V. G. Moshnyaga, and K. Inoue, “Multiplier energy reduction through bypassing of partial products,” IEEE Asia-Pacific Conference on Circuits and Systems, pp.13–17, 2002.
  7. M. C. Wen, S. J. Wang and Y. M. Lin, “Low power parallel multiplier with column bypassing,“ IEEE International Symposium on Circuits and Systems, pp.1638- 1641, 2005.
  8. G. N. Sung, Y. J. Ciou and C. C. Wang, “A power-aware 2- dimensional bypassing multiplier using cell-based design flow,” IEEE International Symposium on Circuits and Systems, pp.3338-3341, 2008.
  9. J. T. Yan and Z. W. Chen, “Low-power multiplier design with row and column bypassing,” IEEE International SOC Conference, pp.227-230, 2009.
  10. Jin-Tai Yan and Zhi-Wei Chen, “low-power multiplier design with row and column bypassing”, department of computer science and information engineering, chung-hua University.
  11. Tushar V. More and Dr. R.V. Ksirsagar “Design of low power column bypass multiplier using FPGA” 2011 IEE

Publication Details

Published in : Volume 2 | Issue 1 | January-Febuary - 2016
Date of Publication Print ISSN Online ISSN
2016-02-25 2395-1990 2394-4099
Page(s) Manuscript Number   Publisher
59-64 IJSRSET162115   Technoscience Academy

Cite This Article

Sonam Pardhi, Nitesh Dodkey, "A Survey on Different Multiplier Architectures ", International Journal of Scientific Research in Science, Engineering and Technology(IJSRSET), Print ISSN : 2395-1990, Online ISSN : 2394-4099, Volume 2, Issue 1, pp.59-64, January-Febuary-2016.
URL : http://ijsrset.com/IJSRSET162115.php