IJSRSET calls volunteers interested to contribute towards the scientific development in the field of Science, Engineering and Technology

Home > IJSRSET1622332                                                     

Performance Analysis of 1-D DFT & 1-D DCT using CORDIC Algorithm


Neelam Sharma, Vipul Agrawal, Sourabh Sharma
  • Abstract
  • Authors
  • Keywords
  • References
  • Details
This paper describes the design of a low-power DCT (Discrete Cosine Transform) architecture using varies techniques. The low-power design is one of the most important challenges to maximize battery life in portable devices and to save the energy during system operation. Discrete Cosine Transform (DCT) is one of the most popular lossy techniques used in image and video compression standards. Several algorithms have been proposed to implement the DCT. So we have to implemented the multiplier-less CORDIC algorithm. CORDIC (Coordinate Rotation Digital Computer) algorithm is a class of shift- add algorithm for rotation vector and plan which is usually used for the calculation of trigonometric functions. The whole design is simulated with Xilinx ISE 14.1 software and results are completely consistent with DCT.

Neelam Sharma, Vipul Agrawal, Sourabh Sharma

Discrete Cosine Transform, Discrete Fourier Transform, Coordinate Rotation Digital Computer

  1. Mamatha I, Nikhita Raj J, Shikha Tripathi, Sudarshan TSB, “Systolic Architecture Implementation of 1D DFT and 1D DCT”, 978-1-4799-1823-2/15/$31.00 ©2015 IEEE.
  2. Liyi Xiao Member, IEEE and Hai Huang, “Novel CORDIC Based Unified Architecture for DCT and IDCT”, 2012 International Conference on Optoelectronics and Microelectronics (ICOM) 978-1-4673-2639-1/12/$31.00 ©2012 IEEE.
  3. Shymna Nizar N.S,Abhila and R Krishna, “An Efficient Folded Pipelined Architecture For Fast
    Fourier Transform Using Cordie Algorithm”, 2014 IEEE International Conference on Advanced Communication Control and Computing Technologies (lCACCCT) IEEE.
  4. E. Jebamalar Leavline, S.Megala2 and D.Asir Antony Gnana Singh, “CORDIC Iterations Based Architecture for Low Power and High Quality DCT”, 2014 International Conference on Recent Trends in Information Technology 978-1-4799-4989-2/14/$31.00 © 2014 IEEE.
  5. Satyasen Panda, “Performance Analysis and Design of a Discreet Cosine Transform processor Using CORDIC algorithm”, 2008-2010.
  6. Keshab K. Parhi, “VLSI Digital Signal Processing Systems, design and implementation”, Wiley.
  8. Yuan-Ho Chen et al, “A High Performance Video Transform Engine by Using Space- Time Scheduling Strategy”, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 20, NO. 4, APRIL 2012.
  9. Xue Liu, Feng Yu, Ze-ke Wang, " A Pipelined Architecture for Normal I/O Order FFT", Journal of Zhejiang University-SCIENCE C (Comput & Electron) , vol.12, no.1, 2011 , pp::76-82.
  10. Weihua Zheng, Kenli Li, Keqin Li, "A Fast Algorithm Based on SRFFT for Length N=qx2m DFTs", IEEE Trans. Circuits and Systems-II:
    Express Briefs, vol. 61, no.2, 2014, pp: 110-114.
  11. Weihua Zheng, Kenli Li, and Keqin Li," A Fast Algorithm Based on SRFFT for Length N = q × 2m DFTs , IEEE Trans. Circuits Syst.II, Exp. Briefs, vol. 61, no. 2, pp.110-114, Feb. 2014

Publication Details

Published in : Volume 2 | Issue 2 | March-April - 2016
Date of Publication Print ISSN Online ISSN
2016-04-30 2395-1990 2394-4099
Page(s) Manuscript Number   Publisher
957-961 IJSRSET1622332   Technoscience Academy

Cite This Article

Neelam Sharma, Vipul Agrawal, Sourabh Sharma, "Performance Analysis of 1-D DFT & 1-D DCT using CORDIC Algorithm ", International Journal of Scientific Research in Science, Engineering and Technology(IJSRSET), Print ISSN : 2395-1990, Online ISSN : 2394-4099, Volume 2, Issue 2, pp.957-961, March-April-2016.
URL : http://ijsrset.com/IJSRSET1622332.php