Manuscript Number : IJSRSET162239
Multi-Valued Logic Concept for Galois Field Arithmetic Logic Unit
Authors(7) :-T. R. Harinkhede, Pooja R. Thakare, Puja R. Tonde, Snehal B. Patil, Divya R. Savale, Koyal T. Karare, Manisha P. Dongre
Large bus width increases the problem of interconnections in the modern system on chip (SOC) design. Interconnection increases the delay, area and energy consumption in CMOS digital circuits. For design circuitry in VLSI, multiple-valued logic (MVL) plays a very vital role. MVL is an apparent extension of binary logic where any proposition can have more than two values. Dynamic power requirement can be reduced by using the concept of level transition in multiple-valued logic. MVL is also helps to reduce the number of interconnections. It provides the key benefit of a higher density per integrated circuit area compared to traditional binary logic. In this paper, we are presenting an application of these circuits with response to Galois field operations and also a quaternary converter circuits using Down Literal Circuit (DLC). Arithmetic operations such as addition and multiplication are the two basic operations in Galois field. Tanner has created a software platform that is cost-effective and easy to use.
T. R. Harinkhede
Down Literal Circuit, Galois Field, Multiple-valued logic, Quaternary logic, Standard CMOS Technology, Very Large Scale Integrated Circuit.
Publication Details
Published in :
Volume 2 | Issue 2 | March-April 2016 Article Preview
Department of Electronics and Telecommunication, Smt. Rajshree Mulak College of Engineering for Women, Nagpur, Maharashtra, India
Pooja R. Thakare
Department of Electronics and Telecommunication, Smt. Rajshree Mulak College of Engineering for Women, Nagpur, Maharashtra, India
Puja R. Tonde
Department of Electronics and Telecommunication, Smt. Rajshree Mulak College of Engineering for Women, Nagpur, Maharashtra, India
Snehal B. Patil
Department of Electronics and Telecommunication, Smt. Rajshree Mulak College of Engineering for Women, Nagpur, Maharashtra, India
Divya R. Savale
Department of Electronics and Telecommunication, Smt. Rajshree Mulak College of Engineering for Women, Nagpur, Maharashtra, India
Koyal T. Karare
Department of Electronics and Telecommunication, Smt. Rajshree Mulak College of Engineering for Women, Nagpur, Maharashtra, India
Manisha P. Dongre
Department of Electronics and Telecommunication, Smt. Rajshree Mulak College of Engineering for Women, Nagpur, Maharashtra, India
Date of Publication :
2017-12-31
License: This work is licensed under a Creative Commons Attribution 4.0 International License.
Page(s) :
350-355
Manuscript Number :
IJSRSET162239
Publisher : Technoscience Academy
Journal URL :
https://ijsrset.com/IJSRSET162239