Single Electron Transistor Made Nano IC Adder for High Speed Computing

Authors

  • Sanjay Bhadra  EE Department, UEM-Kolkata, India
  • Shilpa Saha  CSE Department, UEM-Kolkata, India
  • Abhradeep Ghosh  ECE Department, UEM-Kolkata, India
  • Susamman Biswas  CSE Department, UEM-Kolkata, India
  • Mouktik Bhattacharya  EEE Department, UEM-Kolkata, India
  • Shantanu Bhadra  CSE Department, RAMT-Kolkata, India

Keywords:

SET, SED, Adder, ,Coulomb Island,Nano IC

Abstract

Single electron transistor (SET) is a key element of present device research which can offer high operating speed with low power consumption. Downscaling of minimum feature size of CMOS transistor has been the basis for advancement in ultra large integration for many years. But by no means it has turned to be a never ending process. The present work demonstrates a hypothetical approach to design a single electron device based commercially viable logic circuit to be embedded in next generation IC's.

References

  1. Iwai and S. Ohmi, “Silicon integrated circuit technology from past to future”, Microelectron. Reliab., vol. 42, 2002, pp. 465-491
  2. Y. Taur, “CMOS design near the limit of scaling”, IBM J. RES. & DEV. VOL. 46 NO. 2/3 MARCH/MAY 2002.
  3. H H. Iwai, “CMOS downsizing toward sub-100 nm”, Solid-State Electron., vol. 48, 2003, pp. 497-503
  4. Moore, Gordon E. (1965). "Cramming more components onto integrated circuits" Electronics Magazine. p. 4. Retrieved 2006-11-11.
  5. Dennard R H, Gaensslen F H, Kuhn L, et al. “Design of Micron MOS Switching Devices”. In: International Electron Devices Meeting, IEEE, 1972, 18: 168–170
  6. Pollack F. Intel 1999. In: The International Technology Roadmap for Semiconductors, 2005
  7. G. M. Whitesides and J. C. Love, 2001. "The Art of Building Small". Scientific American, September.
  8. P. Rai-Choudhury (Ed), 1997. Handbook of Microlithography, Micromachining and Microfabrication.
  9. T. A. Fulton and T. J. Dolan, Phys. Rev. Lett. 59,109(1987).
  10. S. M. K.K. Likharev, "Correlated discrete transfer of single electrons in ultra-small tunnel junctions", IBM J. Res. Devel., vol. 32, pp. 144-158, January 1988.
  11. D.V. Averin and K.K. Likharev, "Single-electronics: Correlated transfer of single electrons and Cooper pairs in small tunnel junctions", in Mesoscopic Phenomena in Solids, ed. by B. Altshuler, P. Lee and R. Webb. Amsterdam: Elsevier, 1991, p. 173-271 Yukinori Ono, Yasuo Takahashi, Kenji Yamazaki, Masao Nagase, Hideo Namatsu, Kenji Kurihara, and Katsumi Murase, “Fabrication Method for IC-Oriented Si Single-Electron Transistors” IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 47, NO. 1, JANUARY 2000.
  12. R. Knobel, C. S. Yung, and A. N. Clelanda, “Single-electron transistor as a radio-frequency mixer”, APPLIED PHYSICS LETTERS, VOLUME 81, NUMBER 3, pp. 532-534, July 2002.
  13. Hu, C.H., Jiang, J.F. and Cai, Q.Y. (2002) 'A single electron transistor based analog/digital converter', Proceedings of the IEEE- NANO 2002, pp. 487-490.
  14. C. Lageweg, S. Cotofana, and S. Vassiliadis, “Single electron encoded latches and flip-flops,” IEEE Trans. Nanotechnol., vol. 3, no. 2, pp. 237– 248, Jun. 2004.
  15. Teruhisa Matsui, Jun Kawarabayashi, Kenichi Watanabe and Tetsuo Iguchi, “Evaluation of Single-Electron Transistor as Nanoscale Thermometer for a Cryogenic Radiation Detector”, Journal of NUCLEAR SCIENCE and TECHNOLOGY, Supplement 6, pp. 73–77 September 2008.
  16. Om Kumar and Manjit Kaur, “Single electron transistor: Applications & problems”, International journal of VLSI design and communication system (VLSICS) Vol. 1, No. 4, Dec. 2010.
  17. H. van Houten, C.W.J. Beenakker, and A.A.A. Staring, "Coulomb blockade oscillations in semiconductor nanostructures", in: Single Charge Tunneling, ed. by H. Grabert and M.H.Devoret. New York: Plenum, 1992, pp. 167-216.
  18. K. Uchida, “Analytical single-electron transistor (SET) model for design and analysis of realistic set circuits,” Jpn. J. Appl. Phys., vol. 39, pp. 2321– 2324, 2000
  19. Jayanta Gope, et.al., “Single Electron Device Based Tea Vending Machine”, International Engineering and Technology (IETECH) Journal of Information Systems, Vol-2; No:2, 2008, pp 046-051.
  20. Jayanta Gope, Giriprakash H, Subir Kumar Sarkar, “Cellular Automata Based Data Security Scheme in Computer Network using Single Electron Device” Special Issue of IJCCT Vol.1 Issue 2, 3, 4; 2010 for International Conference [ACCTA-2010], 3-5 August 2010.

International Journal of Scientific Research in Science, Engineering and Technology

Downloads

Published

2016-06-30

Issue

Volume 2, Issue 3, May-June-2016

Section

Research Articles

License

Copyright (c) IJSRSET

Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License.

How to Cite

[1]
Sanjay Bhadra, Shilpa Saha, Abhradeep Ghosh, Susamman Biswas, Mouktik Bhattacharya, Shantanu Bhadra, " Single Electron Transistor Made Nano IC Adder for High Speed Computing, International Journal of Scientific Research in Science, Engineering and Technology(IJSRSET), Print ISSN : 2395-1990, Online ISSN : 2394-4099, Volume 2, Issue 3, pp.559-561, May-June-2016.