Design and Implementation of Cross Bar NoC Architecture

Authors(2) :-Anita N Pachange, Dr. S S Kerur

The aim of this paper is to give briefing of the concept of network-on-chip (NoC). NoC is an approach to design the communication subsystem between IP cores in a System on Chip (SoC). NoCs can span synchronous and asynchronous clock domains or use unclocked asynchronous logic. This NoC brings an effective improvement over conventional busses and cross bar switches. The power requirement of the SoC is high where as it can be reduced by the NoC architecture. NoC is an developing paper in the field of VLSI. Since the use of emerging NoC architecture in VLSI it reduces the size of the architecture due to the reduced amount of buses and transmission lines. ." In a NoC system, modules such as processor cores, memories and specialized IP blocks exchange data using a network as a "public transportation" sub-system for the information traffic. The wires in the links of the NoC are shared by many signals

Authors and Affiliations

Anita N Pachange
Department of Electronics and Communication Engineering, SDM College of engineering and technology, Dharwad, Karnataka, India
Dr. S S Kerur
Department of Electronics and Communication Engineering, SDM College of engineering and technology, Dharwad, Karnataka, India

Network-on-Chip (NoC), synchronous and asynchronous clock, processor cores, memories and specialized IP blocks.

  1. Du Gaoming1 Zhang Duoli1, Performance Evaluation of FPGA based Crossbar     NoC Architecture, Institute of VLSI Design, Hefei University of Technology, Hefei 230009, P. R. China
  2. David Bafumba-Lokilo, Generic Crossbar Network on Chip for FPGA MPSoCs, Département de Génie Électrique, École Polytechnique de Montréal, CANADA
  3. Leandro Fiorin, Fault-tolerant Network Interfaces for Networks-on-Chip IEEE transactions on dependable and secure computing
  4. Eduard Fernandez-Alonso1, survey of NoC and Programming Models Proposals for MPSoC, IJCSI International Journal of Computer Science Issues, Vol. 9, Issue 2, No 3, March 2012CAIAC, Campus UAB, 08193, Bellaterra, Spain
  5. https://en.wikipedia.org/wiki/Qualcomm_Snapdragon
  6. Using Wormhole Switching for Networks on Chip: Feasibility Analysis and Microarchitecture Adaptation by Zhonghai Lu Stockholm 2005
  7. Partial Connection-aware Topology Synthesis for On-Chip Cascaded Crossbar Network Minje Jun, Member, IEEE, Deumji Woo, and Eui-Young Chung, Member IEEE, Digital Object Indentifier 10.1109/TC.2010.211
  8. A Review on: Priority Based Arbiter for NoC Router International Journal of Research in Advent Technology (E-ISSN: 2321-9637) Special Issue 1st International Conference on Advent Trends in Engineering, Science and Technology “ICATEST 2015”, 08 March 2015

Publication Details

Published in : Volume 2 | Issue 3 | May-June 2016
Date of Publication : 2016-06-30
License:  This work is licensed under a Creative Commons Attribution 4.0 International License.
Page(s) : 142-146
Manuscript Number : IJSRSET162326
Publisher : Technoscience Academy

Print ISSN : 2395-1990, Online ISSN : 2394-4099

Cite This Article :

Anita N Pachange, Dr. S S Kerur, " Design and Implementation of Cross Bar NoC Architecture, International Journal of Scientific Research in Science, Engineering and Technology(IJSRSET), Print ISSN : 2395-1990, Online ISSN : 2394-4099, Volume 2, Issue 3, pp.142-146, May-June-2016.
Journal URL : http://ijsrset.com/IJSRSET162326

Article Preview

Follow Us

Contact Us