Manuscript Number : IJSRSET162510
Design of 16 bit Arithmetic and Logical Unit Using Vivado 14.7 and Implementation on Basys 3 FPGA Board
Authors(3) :-Prachi Sharma, G. Rama Laxmi, Arun Kumar Mishra
This paper primarily deals with the construction of arithmetic Logic Unit (ALU) using Hardware Description Language (HDL) using Xilinx Vivado 14.7 and implement them on Field Programmable Gate Arrays (FPGAs) to analyze the design parameters. ALU of digital computers is an aspect of logic design with the objective of developing appropriate algorithms in order to achieve an efficient utilization of the available hardware. The hardware can only perform a relatively simple and primitive set of Boolean & arithmetic operations and are based on a hierarchy of operations that are built by using algorithms employing the hardware. Speed, power and utilization of ALU are the measures of the efficiency of an algorithm. In this paper, we have simulated and synthesized the various parameters of ALUs by using VHDL on Xilinx Vivado 14.7 and Basys 3 Artix 7 FPGA board.
Prachi Sharma
FPGA, ALU, XILINX Vivado 14.7, Basys 3 Artix 7 FPGA Board
Publication Details
Published in :
Volume 2 | Issue 5 | September-October 2016 Article Preview
Student, EC Department, Bhabha College of Engineering, Bhopal, India
G. Rama Laxmi
Assistant Professor, EC Department, Bhabha College of Engineering, Bhopal, India
Arun Kumar Mishra
Assistant Professor, EC Department, Bhabha College of Engineering, Bhopal, India
Date of Publication :
2016-10-30
License: This work is licensed under a Creative Commons Attribution 4.0 International License.
Page(s) :
243-249
Manuscript Number :
IJSRSET162510
Publisher : Technoscience Academy
Journal URL :
https://ijsrset.com/IJSRSET162510