An Efficient Architecture for Double Precision Floating Point Adder with LOA

Authors

  • S. Rajasekhar Reddy  M.Tech Scholar, ECE Department, CIET, Guntur, Andhra Pradesh, India
  • M. Kalapana Chowdary  Assistant. Professor, ECE Department, CIET, Guntur, Andhra Pradesh, India
  • P. Kanvitha  M.Tech Scholar, ECE Department, CIET, Guntur, Andhra Pradesh, India

Keywords:

Double Precision, Floating-Point Adders, Area Efficient.

Abstract

Because of dynamic representation capabilities and a large spectrum of numbers can be represented with a limited number of bits, floating-point numbers are being widely adopted in the fields of scientific applications. A floating-point arithmetic unit is specifically designed to carry out on floating-point numbers and is one of the most common parts of any computing system in the area of binary applications. Floating-point additions are the most frequent floating-point operations and floating-point adders are therefore critically important components in signal processing and embedded platforms. This review paper presents the survey of related works of different algorithms/techniques which are important for implementation of double precision floating point adder with reduced delay based on FPGAs. In this paper, an area and delay efficient floating-point adder are proposed by approximately designing an exponent subtractor and mantissa adder. Related operations such as normalization and rounding are also dealt with in terms of inexact computing.

References

  1. M. V. Manoukian and G. A. Constantinides, "Accurate Floating point arithmetic through hardware error-free transformations," in Proc. Intl. Conf. on Reconf. Comp. Springer-Verlag, 2011, pp. 94–101.
  2. I. J. Anderson, "A distillation algorithm for floating point summation," SIAM J. Sci. Comput, vol. 20, pp. 1797–1806, 1999.
  3. Y. K. Zhu and W. B. Hayes, "Correct rounding and a hybrid approach to exact floating-point summation," SIAM J. Sci.Comput., vol. 31, no. 4, pp. 2981–3001, July 2009.
  4. S. M. Rump, "Ultimately fast accurate summation," SIAM J.Sci. Comput., vol. 31, no. 5, pp. 3466–3502, September 2009.
  5. P. Kornerup, V. Lefevre, N. Louvet, and J.-M. Muller, "On the computation of correctly rounded sums," IEEE Trans. Comput., vol. 61, no. 3, pp. 289 – 298, March 2012.
  6. IEEE Standard for Floating-Point Arithmetic,"IEEE Std 7542008, Aug. 29 2008,doi:10.1109/IEEESTD.2008.4610935.
  7. B. Parhami, Computer arithmetic: algorithms and hardware designs. Oxford University Press, Inc., 2009.
  8. H. Mahdiani, A. Ahmadi, S. Fakhraie, and C. Lucas, ‚Bioinspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications,? IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, pp. 850-862, 2010.
  9. V. Gupta, D. Mohapatra, S. Park, A. Raghunathan, and K. Roy, ‚IMPACT: IMPrecise Adders for Low-Power Approximate Computing,? Proc. Int. Symp. Low Power Electronics and Design (ISLPED), pp. 1-3, 2011.
  10. Z. Yang, A. Jain, J. Liang, J. Han and F. Lombardi, ‚Approximate XOR XNOR-based Adders for Inexact Computing?, Proc. 13rd IEEE Conf. Nanotechnol. (IEEE-NANO), pp. 690-693, 2013.
  11. D. Mohapatra, V. Chippa, A.  Raghunathan, and K. Roy, ‚Design of voltage-scalable meta-functions for approximate computing?, Proc. Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1-6, 2011

International Journal of Scientific Research in Science, Engineering and Technology

Downloads

Published

2017-08-31

Issue

Volume 3, Issue 5, July-August-2017

Section

Research Articles

License

Copyright (c) IJSRSET

Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License.

How to Cite

[1]
S. Rajasekhar Reddy, M. Kalapana Chowdary, P. Kanvitha, " An Efficient Architecture for Double Precision Floating Point Adder with LOA, International Journal of Scientific Research in Science, Engineering and Technology(IJSRSET), Print ISSN : 2395-1990, Online ISSN : 2394-4099, Volume 3, Issue 5, pp.551-555, July-August-2017.