Implementation of High Speed 16x16 Vedic Multiplier using Verilog HDL Coding Technique

Authors(1) :-Choksi Vandana M

Multiplication is an operation much needed in Digital Signal Processing for various applications. This paper puts forward a high speed Vedic multiplier which is efficient in terms of speed, making use of Urdhva Tiryagbhyam, a sutra from Vedic Math for multiplication and MAC unit for performing addition of partial products and also compares it with the characteristics of existing algorithms. It enables parallel generation of intermediate products, eliminates unwanted multiplication steps with zeros and scaled to higher bit levels using Karatsuba algorithm with the compatibility to different data types. The below algorithms aids to parallel generation of partial products and faster carry generation respectively, leading to better performance. The code is written in Verilog HDL and implemented on ModelSim.

Authors and Affiliations

Choksi Vandana M
Department of E&C, FoT, Dharmsinh Desai University, Nadiad, Gujarat, India

Vedic mathematics, Urdhva triyakbhyam sutra, Vedic Multiplier

  1. Jagadguru Swami, Sri Bharati Krishna, Tirthaji Maharaja, "Vedic Mathematics or Sixteen Simple Mathematical Formulae from the Veda, Delhi (1965)", Motilal Banarsidass, Varanasi, India.
  2. Ramchandran.S and Kruthi.S.Pande. May-June 2012. "Design, Implementation and Performance Analysis of an Integrated Vedic Multiplier Architecture." Amrita college of engineering, Bangalore.
  3. Samir Palnitkar. "Verilog HDL, A guide to Digital Design and Synthesis." 2nd edition. Dorling Kindersley and Pearson Education, Inc. 2008.
  4. Poornima M., Shivaraj Kumar Patil, Shivukumar, Shridhar K P and Sanjay H. May, 2013. "Implementation of Multiplier using Vedic Algorithm". MVJCE, Bangalore.
  5. PushpalataVerma and K.K.Mehta. June 2012. "Implementation of an efficient Multiplier based on Vedic Mathematics using EDA tool."
  6. Peter M. Kogge and Harold S. Stone. August 1973. "A Parallel algorithm for the efficient solution of a general class of recurrence equations."
  7. Pavan Kumar U.C.S, Saiprasad Goud A and A.Radhika. March 2013. "FPGA Implementation of High Speed 8-bit Vedic Multiplier Using Barrel Shifter."
  8. Neil H.E. Weste and Kamran Eshraghian. "Principles of CMOS VLSI Design." 3rd edition. Addision-Wesley Reading, MA.
  9. Pakkiraiah Chakali, Madhu Kumar Patnala. February 2013. "Design of High Speed Kogge-Stone Based Carry Select Adder."
  10. P.Annapurna Bai, M.Vijaya Laxmi. August 2013. "Design of 128-bit Kogge-Stone Low Power Parallel Prefix VLSI Adder for High Speed Arithmetic Circuits."
  11. Abhijith Kini G. September 2011. "Asynchronous Hybrid Kogge-Stone Structure Carry Select Adder Based IEEE-754 Double-Precision Floating-Point Adder." Department of Electronics and Communication Engineering, National Institute of Technology Karnataka, NITK-Surathkal. Surathkal, Karnataka 575025, India.

Publication Details

Published in : Volume 4 | Issue 9 | July-August 2018
Date of Publication : 2018-07-30
License:  This work is licensed under a Creative Commons Attribution 4.0 International License.
Page(s) : 142-148
Manuscript Number : IJSRSET184933
Publisher : Technoscience Academy

Print ISSN : 2395-1990, Online ISSN : 2394-4099

Cite This Article :

Choksi Vandana M, " Implementation of High Speed 16x16 Vedic Multiplier using Verilog HDL Coding Technique, International Journal of Scientific Research in Science, Engineering and Technology(IJSRSET), Print ISSN : 2395-1990, Online ISSN : 2394-4099, Volume 4, Issue 9, pp.142-148, July-August-2018.
Journal URL :

Article Preview