A High-Speed Wide Fan in Approximate Reverse Carry Propagate Adder for Energy Efficient DSP Applications

Authors(3) :-Jayasri. R, Gowtham Kumar. A, Arun Kumar. R

A reverse carry propagate adder is the carry signal that propagates in a counter-flow manner from the most significant bit to the least significant bit. Compared to the output carry signal the input signal has higher significance. This technique for convey engendering prompts higher steadiness within the sight of postpone varieties. Three executions of the invert convey proliferate full-adder (RCPFA) cell with various deferral, power, vitality, and precision levels are presented. The proposed structure might be joined with a precise (forward) convey adder to shape half breed adders with dimensions of exactness. The plan parameters of the proposed RCPA executions and some half and half adders acknowledged using these structures are considered and contrasted and those of the best in class inexact adders utilizing HSPICE re-enactments in a 45-nm CMOS innovation. The outcomes demonstrate that utilizing the proposed RCPAs in the half and half adders may give, by and large, 27%, 6%, and 31% enhancements in postponement, vitality, and vitality delay-item while giving larger amounts of exactness. What's more, the structure is stronger to defer variety contrasted with the customary surmised adder. At long last, the adequacy of the proposed RCPAs is explored in the discrete cosine change (DCT) square of the JPEG pressure and limited drive reaction (FIR) channel applications. The examination uncovers 60% and 39% vitality sparing in the DCT of JPEG and FIR channel, individually, for the proposed RCPAs.

Authors and Affiliations

Jayasri. R
Electronics and Communication Engineering, SNS College of Technology, Coimbatore, Tamil Nadu, India
Gowtham Kumar. A
Electronics and Communication Engineering, SNS College of Technology, Coimbatore, Tamil Nadu, India
Arun Kumar. R
Electronics and Communication Engineering, SNS College of Technology, Coimbatore, Tamil Nadu, India

Reverse Carry Propagate Adder, Adders, Discrete Cosine Change

  1. O. Akbari, M. Kamal, A. Afzali-Kusha, and M. Pedram, “Dual-quality 4:2 Compressors for utilizing in dynamic accuracy configurable multipliers,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 25, no. 4, pp. 1352–1361, Apr. 2017.
  2. Y. Kim, Y. Zhang, and P. Li, “An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems,” in Proc. IEEE/ACM Int. Conf. Comput.-Aided Design, Nov. 2013, pp. 130–137. [14] O. Akbari, M. Kamal, A. Afzali-Kusha, and M. Pedram, “RAP-CLA: A reconfigurable approximate carry look-ahead adder,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 65, no. 8, pp. 1089–1093, 2018.

Publication Details

Published in : Volume 6 | Issue 2 | March-April 2019
Date of Publication : 2019-03-30
License:  This work is licensed under a Creative Commons Attribution 4.0 International License.
Page(s) : 44-47
Manuscript Number : IJSRSET196198
Publisher : Technoscience Academy

Print ISSN : 2395-1990, Online ISSN : 2394-4099

Cite This Article :

Jayasri. R, Gowtham Kumar. A, Arun Kumar. R, " A High-Speed Wide Fan in Approximate Reverse Carry Propagate Adder for Energy Efficient DSP Applications, International Journal of Scientific Research in Science, Engineering and Technology(IJSRSET), Print ISSN : 2395-1990, Online ISSN : 2394-4099, Volume 6, Issue 2, pp.44-47, March-April-2019.
Journal URL : http://ijsrset.com/IJSRSET196198

Article Preview