Implementation of High-Performance EEG Based Seizure Detection And Analysis On Multicore Platform

Authors

  • P. Nagashyam  Department of ECE, KVSRIT, Jawaharlal Nehru Technological University Anantapuramu, Kurnool, Andhra Pradesh, India
  • T. Vijay Kumar  Department of ECE, KVSRIT, Jawaharlal Nehru Technological University Anantapuramu, Kurnool, Andhra Pradesh, India

DOI:

https://doi.org//10.32628/IJSRSET207227

Keywords:

Electroencephalography, FPGA, FFT, Xilinx ISE, Vedic Multiplier

Abstract

About 50 million people worldwide su?er from epilepsy, the neurological disorder characterized by seizures. The primary tool for diagnosis of an epileptic seizure is an electroencephalography (EEG) which records the brain’s spontaneous electrical activity. This requires the placement of a minimum of 16 electrodes on the scalp with each electrode being interpreted as a channel. The classification of seizure detection and analysis techniques mainly work in two stages , where features are extracted from raw EEG data in the first stage and then the obtained features are used as input for the classification process in the second stage. Traditionally the Seizure detection algorithms were implemented using DSP Processor or FPGAs. But these single core platforms are constrained with respect to speed of operation and power consumption. There is a greater need to reduce the power consumption as well to increase the speed of EEG seizure detection system. This problem can be addressed using the Multicore Processors, which process data simultaneously. This project presents a high performance multicore platform for EEG based seizure detection and analysis. This platform performs continuous multichannel detection and analysis of seizures for epilepsy patients. The detection unit detects seizures based on feature extraction process once seizure detection is done enables the analysis circuit that process the data based Uridva Triyabhakyam based 128 point FFT and transmits energy and frequency contents of EEG data. All proposed blocks are simulated and synthesized using Xilinx ISE and coding is done in Verilog.

References

  1. Baas, B., Yu, Z., Meeuwsen, M., Sattari, O., Apperson, R., Work, E., Cheung, J. (2007). AsAP: A Fine-Grained Many-Core Platform for DSP Applications. IEEE Micro, 27(2), 34–45.
  2. M.-B. Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat, B. Greenwald, “The Raw microprocessor: A computational fabric for software circuits and general-purpose programs,” IEEE Micro, vol. 22, no. 2, pp. 25–35, Mar/Apr. 2002
  3. J. Bisasky, J. Chander, and T. Mohsenin, "A many-core platform implemented for multi-channel seizure detection," IEEE International Symposium on Circuits and Systems (ISCAS), May 2012.
  4. D. Chandler, J. Bisasky, J. Stanislaus, and T. Mohsenin, “Real-time multi-channel seizure detection and analysis hardware,” in Biomedical Circuits and Systems Conference (BioCAS), 2011 IEEE, nov. 2011, pp.41 –44.
  5. Kaur, J.,&Kaur ,A.(2015). A review on analysis of EEG signals .2015 International Conference on Advances in Computer Engineering and Application .doi:10.1109/icacea.2015.7164844
  6. OSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 6, Ver. I (Nov. - Dec. 2016), PP 05-09 e-ISSN: 2319 – 4200, p-ISSN No. : 2319 – 4197 www.iosrjournals.o.
  7. International Journal of Science, Engineering and Technology Research (IJSETR) Volume 5, Issue 6, June 2016.
  8. Enhancing Multiplier Speed in Fast Fourier Transform Based on Vedic MathematicsInternational Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.3, June 2013.
  9. International Journal of Pure and Applied Mathematics Volume 118 No. 10 2018, 51-56 FPGA Implementation of DFT Processor Using VEDIC Multiplier
  10. P. Sahu, N. Shah, K. Manna, and S. Chattopadhyay, “An application mapping technique for butterfly-fat-tree network-on-chip,” in Emerging Applications of Information Technology (EAIT), 2011 Second International Conference on, feb. 2011, pp. 383 –386.

Downloads

Published

2020-04-30

Issue

Section

Research Articles

How to Cite

[1]
P. Nagashyam, T. Vijay Kumar, " Implementation of High-Performance EEG Based Seizure Detection And Analysis On Multicore Platform, International Journal of Scientific Research in Science, Engineering and Technology(IJSRSET), Print ISSN : 2395-1990, Online ISSN : 2394-4099, Volume 7, Issue 2, pp.189-194, March-April-2020. Available at doi : https://doi.org/10.32628/IJSRSET207227