K. Pasipalana Rao (2024) “A Power-Efficient FPGA Test Pattern Composer”, International Journal of Scientific Research in Science, Engineering and Technology, 11(2), pp. 333–341. Available at: http://ijsrset.com/index.php/home/article/view/IJSRSET2411250 (Accessed: 19 May 2024).