

An Efficient, Low Power 256X8 T-SRAM Architecture

S. MD. Imran Ali^{*1}, B. V. Ramana², J. Harishwariah³, T. Shiva Shankara Vara Prasad⁴

Department of Electronics and Communication Engineering, Brindavan Institute of Tech & Science, Kurnool,
Andhra Pradesh, India

ABSTRACT

High-speed lookup operations are performed by Ternary Content addressable memories. But TCAMs are limited due to low storage density, relatively access time, low scalability, complex circuitry, and are very expensive in comparison with static random access memories (SRAMs). The benefits of SRAM are availed by configuring an additional logic to enable SRAM to behave like a TCAM. T-SRAM is proposed novel memory architecture that emulates the TCAM functionality with SRAM. T-SRAM logically partitions the classical TCAM table along columns and rows into hybrid TCAM sub tables, which are then processed to map on their corresponding memory blocks. A 256x8 T-SRAM is implemented that consumes 0.024 W.

Keywords : CAM, LUT, SRAM, TCAM, TLB

I. INTRODUCTION

Ternary content addressable memory (TCAM) permits its memory to be sought by contents instead of by a location and a memory area among matches is sends output in a constant time. A regular TCAM cell has two static irregular access memory (SRAM) cells and an examination hardware and can store three states – 0, 1, and x where x is a don't care term. The x state is constantly viewed as coordinated regardless of the data bit. The constant time pursuit of TCAM makes it a suitable hopeful in various applications, for example, system switches, information pressure, continuous example coordinating in infection location, and picture handling.

TCAM gives single clock lookup; in any case, it has a few weaknesses contrasted and SRAM. TCAM is not subjected to the serious business rivalry found in the RAM market. . The comparator's hardware in TCAM cell adds multifaceted nature to the TCAM design. The additional capacitive stacking because of the enormous parallelism stretch the entrance time of TCAM, of about 3.3 times longer than the access time of SRAM. Natural

design obstructions additionally confine the aggregate chip limit of TCAM. Complex combination of memory and rationale additionally sets aside a few minutes devouring.

Besides, the expense of TCAM is around 30 times more for each piece of capacity than SRAM. RAM is accessible in a more extensive assortment of sizes and flavours, is more generic and broadly available, and empowers to maintain a strategic distance from the substantial authorizing and eminence costs charged by some CAM sellers. CAM gadgets have exceptionally restricted example limit furthermore CAM innovation does not advance as quick as the RAM innovation.

As of now, TCAMs are utilized as a part of systems administration frameworks however they are costly and not adaptable as for clock rate or circuit region contrasted and RAMs. The throughput of traditional TCAMs is additionally constrained by the moderately low speed of TCAMs. Subsequently, SRAM-and FPGA-based TCAMs can be utilized as a part of uses, for example, in systems administration chips to accomplish rapid and high throughput.

II. METHODS AND MATERIAL

LITERATURE SURVEY

RAM-based answers for CAM are outlined in this segment. The techniques proposed being used hashing to fabricate CAM from RAM however these strategies experience the ill effects of impacts and container flood. In the event that numerous records have been put in a flood range, then a lookup may not complete until numerous basins are sought. In when put away keys contain don't care bits in the bit positions utilized for hashing, then such keys must be copied in various memories, which require expanded limit. Then again, if the search key don't care terms which are taken by the hashing, various pails must be gotten to that outcomes in execution corruption. In the execution of the strategy turns out to be effortlessly degradable as the quantity of put away components increments. Moreover, it copies twofold CAM, not TCAM. In this manner, hashing can't give deterministic execution inferable from potential crashes and is wasteful in taking care of trump card. Conventional algorithmic inquiry arrangements take numerous clock cycles furthermore bring about wasteful memory usage. Interestingly, T-SRAM has a deterministic pursuit execution that is autonomous of information, effectively handles the trump cards, and has better memory usage.

The strategy proposed in consolidates RAM and CAM to build up the CAM usefulness. This methodology makes segments of the traditional TCAM table utilizing some recognizing bits as a part of CAM passages. However, making parcels of absolutely arbitrary information is an extremely dreary and tedious employment. Since the technique utilizes TCAM as a part of the general design, it brings the characteristic TCAM hindrances in the general engineering of yet T-SRAM is bland and has a simple dividing plan. RAM-based CAMs displayed in have an exponential increment in memory size with the expansion in number of bits in CAM word, in this way making them restrictive. Case in point, if a CAM word has 36 bits, its size would be $2^{36} = 64$ GB in. Besides, the technique in just takes a shot at rose information however in run of

the mill CAM applications information are absolutely arbitrary. By orchestrating the information in rising request, the first request of passages is irritated. In this way, there must be an approach to store the first addresses, which is needed by. In the event that unique locations are viewed as, the memory and force necessities further increment. As opposed to T-SRAM underpins a self-assertively expansive piece design, considers the capacity of unique locations, while utilizing fitting apportioning.

Ternary content addressable memory

A CAM is an special kind of capacity memory TCAMs are one level higher than CAM since they can seek obscure bits additionally i.e. ternary states. The fundamental part of ternary substance addressable memory (TCAM) is to search information against the pre-stacked information and yield the correlation result which is then used to conjure a related passage from an ordinary memory. A TCAM cell has a cover cell, information cell, and concealing and correlation hardware. Cover and information cells are regularly actualized with SRAM. TCAM is an outgrowth of RAM, which got to be main stream in the writing for its rapid pursuit operation.

The significant utilization of TCAM is in IPv6. Other applications are in system switches, reserve memory, ATM switches, Translation look-a-side Buffers (TLB) in chip. The equality bit based TCAM plan comprises of the first information fragment and an additional one-piece section, got from the real information bits.




Figure 1 : Simple Block Diagram T - SRAM

An encoder is utilized at the yield of the CAM design to pick the yield if numerous matches are identified. The encoder chooses the yield with the need level. While planning another design our prime point is to create it proficiently and gives most extreme execution. Crossover dividing intelligently analyses the TCAM table on a level plane and vertically into $m \times n$ number of sub-tables. All TCAM sub-tables are then prepared to be put away in their relating SRAM memory units. A calculated perspective of half and half parcelling is appeared in thefig.2.Vertical apportioning a portion of crossover parcelling suggests that a TCAM expression of width "W" bits are separated into "n" sub words, each of which is of width "w" bits. Flat parcelling a portion of half and half apportioning isolates every vertical allotment utilizing the first address scope of ordinary TCAM table. Consequently, the measurement of every half breed parcel is "K w" where "K" speaks to a sub-set of unique location pooland "w" is the quantity of bits in a sub-word. All TCAM tables have the same measurements. Half breed parcels/TCAM sub tables spreading over.

PROPOSED ARCHITECTURE

A. Overall Architecture

The general design of T-SRAM is portrayed in Fig.1. It has L layers and a CAM need encoder (CPE). Every layer yields a potential match address (PMA).




Figure 2 : Overall architecture of TSRAM

The PMAs are bolstered to CPE, which chooses match address (MA) among PMAs. Layer Architecture Layer engineering is appeared in Fig. 2. It contains N acceptance recollections (VMs), 1-bit AND operation, N unique location table location recollections (OATAMs), N unique location tables (OATs), K-bit AND operation, and a layer need encoder (LPE).

The layers of T-SRAM can be clearly explained below. It contains several number of memories, encoders etc.,




Figure 3. Architecture of T-SRAM layer

1)Validation Memory:

$2w \times 1$ bits is size of each VM where w speaks to the quantity of bits in every sub word and $2w$ demonstrates the quantity of columns. A sub expression of w bits suggests that it has all out mixes of $2w$ where every blend speaks to a sub word. For instance, if w is of 4 bits, then it implies that there are aggregate of $2^4 = 16$ blends. This clarification is likewise identified with OATAM and OAT. Every sub word goes about as a location to VM. On the off chance that the memory area be conjured by a sub word is high, it implies that the information sub word is available, generally missing. Consequently, VM approves the information sub word, in the event that it is available. For instance, Table II demonstrates that sub words 00, 01, and 11 are mapped

in VM21. This expresses memory areas 00, 01, and 11 ought to be high in VM21 and the remaining memory areas are set to low in light of the fact that their relating sub words don't exist.

2) 1-bit AND Operation:

All VMs yield is Anded. The yield of 1-bit AND operation chooses the continuation of a pursuit operation. On the off chance that the after effect of 1-bit AND operation is high, then it allows the continuation of an inquiry operation, generally confound happens in the relating layer.

3) Original Memory Address:

Each OATAM is of $2w \times w$ bits where $2w$ is the quantity of lines and every column has w bits. In OATAM, a location is put away at the memory area listed by a sub word and that deliver is then used to conjure a line from its relating OAT. In the event that a sub word in VM is mapped, then a comparing location is additionally put away in OATAM at a memory area got to by the sub word. For instance, Table II demonstrates OATAM21 where locations are put away at the memory areas 00, 01, and 11. The yield of OATAM is called as OATA.

4) Original Address Table:

OAT dimensions are $2w \times K$ where w is the quantity of bits in a sub word, $2w$ speaks to number of columns, and K is the quantity of bits in every line where every piece speaks to a unique location. Here K is a subset of unique locations from ordinary TCAM table. It is OAT, which considers the capacity of unique locations. A sample of OAT is given in Table II, where 1 demonstrates the vicinity of a sub word at a unique location.

5) K - bit AND Operation:

It ANDs a little bit by bit the read out K-bit columns from all OATs and advances the outcome to LPE.

6) Layer Priority Encoder:

Because we imitate TCAM and numerous matches might happen in TCAM [15], the LPE chooses PMA among the yields of K-bit AND operation

T-SRAM OPERATIONS:

A. Data Mapping

Established TCAM table is intelligently apportioned into crossover allotments. Every cross breed parcel is then ventured into a parallel adaptation. In this manner, we first extend x into states 0 and 1 to be put away in SRAM. For instance, on the off chance that we have a TCAM expression of 010x, then it is ventured into 0100 and 0101. Every sub word, going about as a location, is connected to its comparing VM and a rationale "1" is composed at that memory area.

The same sub word is additionally connected to its particular OATAM and w bits information are composed at that memory area. Amid pursuit, these w bits information go about as a location to the OAT.

The K bits information are additionally composed at the memory area in OAT controlled by its comparing OATA. Along these lines, thusly, all mixture allotments are mapped.

A sub word in a hybrid partition can be available at various areas. In this way, it is mapped in its comparing VM and its unique location (es) is/are mapped to its/their relating bit(s) in its separate OAT. Since a solitary piece in OAT speaks to a unique location, just those memory areas in VMs and location positions/unique locations are high in OATs, that are mapped while remaining memory areas and location positions are set to low in VMs and OATs, separately.

B. Search operation in T-SRAM

Searching in a Layer of T-SRAM: Algorithm 1 depicts seeking in a layer of Z-TCAM. N sub words are simultaneously connected to a layer.

The sub words then read out their comparing memory areas from their particular VMs. On the off chance that all VMs accept their relating sub words (comparable to 1-bit AND operation in Fig.2, then seeking will proceed, generally bungle happens in the layer. Endless supply of all sub words.

III. RESULTS AND DISCUSSION

IV. CONCLUSION

A novel T - SRAM based architecture is presented. Outlines of 256x8 T-SRAM on Xilinx is summarized. SRAM-based TCAM is a rich field of exploration and further examination is important to discover more SRAM-based TCAMs. A 256x8 T-SRAM is implemented that consumes 0.024 W. Future work intends to examine the field inside and out and accomplish more plans for SRAM-based TCAM for enhancing the system by increasing overall performance.

V. REFERENCES

- [1] N. Mohan, W. Fung, D. Wright, and M. Sachdev, "Design techniques and test methodology for low-power TCAMs," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 14, no. 6, pp. 573–586, Jun. 2006.
- [2] P. Mahoney, Y. Savaria, G. Bois, and P. Plante, "Parallel hashing memories: An alternative to content addressable memories," in *Proc. 3rd Int. IEEE-NEWCAS Conf.*, Jun. 2005, pp. 223–226.
- [3] S. Dharmapurikar, P. Krishnamurthy, and D. Taylor, "Longest prefix matching using bloom filters," *IEEE/ACM Trans. Netw.*, vol. 14, no. 2, pp. 397–409, Apr. 2006.
- [4] D. E. Taylor, "Survey and taxonomy of packet classification techniques," *ACM Comput. Surveys*, New York, NY, USA: Tech. Rep. WUCSE-2004-24, 2004.
- [5] P. Mahoney, Y. Savaria, G. Bois, and P. Plante, "Transactions on highperformance embedded architectures and compilers II," in *Performance Characterization for the Implementation of Content Addressable Memories Based on Parallel Hashing Memories*, P. Stenström, Ed. Berlin, Germany: Springer-Verlag, 2009, pp. 307–325.
- [6] S. V. Kartalopoulos, "RAM-based associative content-addressable memory device, method of operation thereof and ATM communication switching system employing the same," U.S. Patent 6 097 724, Aug. 1, 2000.
- [7] W. Jiang and V. Prasanna, "Scalable packet classification on FPGA," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 20, no. 9, pp. 1668–1680, Sep. 2012




Figure 4. Layout of 256x8 T-SRAM




Figure 5. Output waveform for T-SRAM



Figure 6. Output waveform for T-SRAM




Figure 7. Power Analysis of T-SRAM