Network - On - Chip Router Microarchitecture for Future Communication : A Comprehensive Review

Authors

  • Ramanamma Parepalli  Assistant Professor, Electronics and Communication Department, New Horizon college of Engineering , Bangalore, Karnataka, India
  • Dr. B Mohan Kumar Naik  Professor, Electronics and Communication Department, New Horizon college of Engineering , Bangalore, Karnataka, India

Keywords:

NoC router, VC allocator, Switch allocator, Switch traversal.

Abstract

Network-on-Chip (NoC) is fast emerging as an on-chip communication alternative for many-core System-on-Chips (SoCs). NoC architecture is a preferable communication backbone for today’s multiprocessor platforms. NoCs utilize routers at each node to direct traffic. However, designing a high performance, low latency NoC with low area overhead has remained a challenge. Conventional NoC router micro-architecture has main drawbacks in terms of circuit complexity, high critical path delay, resource utilization, timing, and power efficiency. The growing reliance on intellectual properties exposes SoCs to many security vulnerabilities and is raising more and more concerns. At the same time, with the quick increase in chip density and deep scaling of feature size, current billion-transistor chip designs introduce more challenges to manufacturing fault-free chips. The research presented in this paper has investigated these issues in detail and wants to develop a low latency, low-power and high-performance NoC router architecture that is applicable to a wide range of FPGA families.

References

  1. D. Sanchez, G. Michelogiannakis, and C. Kozyrakis, An analysis of interconnection networks for large scale chip-multiprocessors, ACM Transactions on Architecture and Code Optimization, 7(1):4:1C4:28, 2010.
  2. Nasim Nasirian ,MagdyBayoumi,”Low-Latency Power-Efficient Adaptive Router Design for Network-on-Chip”, IEEE International System-on-Chip Conference (SOCC),2015
  3. Shalimar Rasheed, Paul V. Gratz, SrinivasShakkottai, Jiang Hu,”STORM: A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip”, Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS),2014
  4. AlirezaMonemi, Chia Yee Ooi, Maurizio Palesi, Muhammad NadzirMarsono,”Low Latency Network-on-Chip Router Using Static Straight Allocator”, International Conference on Information Technology, Computer, and Electrical Engineering ,2016
  5. P. Gratz, B. Grot, and S. Keckler, “Regional congestion awareness for load balance in networks-on-chip,” in High Performance Computer Architecture, 2008, pp. 203–214.
  6. A. Hansson, K. Goossens, and A.Radulescu, “Avoiding message- dependent deadlock in network-based systems on chip,” VLSI design, vol. 2007, 2007.
  7. Heisswolf, Jan, et al, “Virtual networks–distributed communication resource management,” ACM Transactions on Reconfigurable Technology and Systems, vol. 6, no. 2, 2013
  8. S. T. Nguyen and S. Oyanagi, “The design of on-the-fly virtualchannel allocation for low cost high performance on-chiprouters,” in Proceedings of the 1st International Conferenceon Networking and Computing (ICNC ’10), pp. 88–94, IEEE,2010.
  9. Y. Lu, J. McCanny, and S. Sezer, “Exploring virtual-channelarchitecture in FPGA based networks-on-chip,” in Proceedingsof the 24th IEEEInternationalSystemonChipConference (SOCC’11), pp. 302–307, 2011.
  10. M. K. Papamichael and J. C. Hoe, “CONNECT: re-examiningconventional wisdom for designing nocs in the context ofFPGAs,” in Proceedings of the 2012 ACM/SIGDA InternationalSymposium on Field Programmable Gate Arrays (FPGA ’12), pp.37–46, ACM, 2012.
  11. Yuho Jin, Ki Hwan Yum,Eun Jung Kim,”Adaptive Data Compression for High-Performance Low-Power On-Chip Networks”,International Symposium on Microarchitecture,2008
  12. R. Akbar , F. Safaei , S. M. SeyyedModallalkar,”A novel power efficient adaptive RED-based flow control mechanism for networks-on-chip”,Computer and electrical engineering, Volume 51, April 2016, Pages 121-138
  13. Cunlu Li, Dezun Dong, Zhonghai Lu, Xiangke Liao,”RoB-Router : A Reorder Buffer Enabled LowLatency Network-on-Chip Router”,IEEE Transactions on Parallel and Distributed Systems,2018
  14. Ranjita Dash , AmartyaMajumdar, VinodPangracious, Ashok Kumar Turuk, Jose L. Risco-Martín,”ATAR: An Adaptive Thermal-Aware Routing Algorithm for 3-D Network-on-Chip Systems”,IEEE Transactions on Components, Packaging and Manufacturing Technology , Volume: PP, Issue: 99,2018
  15. KarthiDuraisamy, YuankunXue, Paul Bogdan, ParthaPratimPande,”Multicast-Aware High-Performance Wireless Network-on-Chip Architectures”,IEEE Transactions on Very Large Scale Integration (VLSI) Systems ,Volume: 25, Issue: 3, 2017
  16. SergiAbadal , JosepTorrellas, Eduard Alarcon, Albert Cabellos-Aparicio,”OrthoNoC: A Broadcast-Oriented Dual-Plane Wireless Network-on-Chip Architecture”, IEEE Transactions on Parallel and Distributed Systems ( Volume: 29, Issue: 3, 2018
  17. A. Karthikeyana, P. SenthilKumar,”Randomly prioritized buffer-less routing architecture for 3D Network on Chip”, Computers& Electrical Engineering, Volume 59, Pages 39-50,2017
  18. Xiao-Wei Shen , Xiao-Chun Ye , Xu Tan , Da Wang ,, Lunkai Zhang , Wen-Ming , Zhi-Min Zhang , Dong-Rui Fan , Ning-Hui Sun,” An Efficient Network-on-Chip Router for Dataflow Architecture”,Journal of Computer Science and Technology, Volume 32, Issue 1, pp 11–25, 2017
  19. Nan Su, HuaxiGu,Kun Wang, Xiaoshan Yu, Bowen Zhang,” A highly efficient dynamic router for application-oriented network on chip”,The Journal of Supercomputing, Volume 74, Issue 7, pp 2905–2915, 2018
  20. AlirezaMonemi , Jia Wei Tang , Maurizio Palesi, Muhammad N. Marsono,”ProNoC: A Low Latency Network-on-Chip based Many-Core System-on-Chip Prototyping Platform”,Microprocessors and Microsystems, Volume 54, Pages 60-74,October 2017
  21. A. Monemi, C. Ooi and M. Marsono, "Low Latency Network-on-Chip Router Micro architecture Using Request Masking Technique", International Journal of Reconfigurable Computing, vol. 2015, pp. 1-13, 2015

International Journal of Scientific Research in Science, Engineering and Technology

Downloads

Published

2021-03-27

Issue

Volume 9, Issue 1, March-April-2021

Section

Research Articles

License

Copyright (c) IJSRSET

Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License.

How to Cite

[1]
Ramanamma Parepalli, Dr. B Mohan Kumar Naik "Network - On - Chip Router Microarchitecture for Future Communication : A Comprehensive Review" International Journal of Scientific Research in Science, Engineering and Technology (IJSRSET), Print ISSN : 2395-1990, Online ISSN : 2394-4099, Volume 9, Issue 1, pp.223-229, March-April-2021.