Multi-Valued Logic Concept for Galois Field Arithmetic Logic Unit

Abstract

Large bus width increases the problem of interconnections in the modern system on chip (SOC) design. Interconnection increases the delay, area and energy consumption in CMOS digital circuits. For design circuitry in VLSI, multiple-valued logic (MVL) plays a very vital role. MVL is an apparent extension of binary logic where any proposition can have more than two values. Dynamic power requirement can be reduced by using the concept of level transition in multiple-valued logic. MVL is also helps to reduce the number of interconnections. It provides the key benefit of a higher density per integrated circuit area compared to traditional binary logic. In this paper, we are presenting an application of these circuits with response to Galois field operations and also a quaternary converter circuits using Down Literal Circuit (DLC). Arithmetic operations such as addition and multiplication are the two basic operations in Galois field. Tanner has created a software platform that is cost-effective and easy to use.