Implementation of Reversible Circuits in Modular Adders
DOI:
https://doi.org/10.32628/IJSRSET196238Keywords:
Residue Number System, Reversible Circuits, Modular Adder, Parallel-Prefix AdderAbstract
Reversible logic is a computing paradigm that has attracted significant attention in recent years due to its properties that lead to ultra-low power and reliable circuits. Reversible circuits are fundamental, for example, for quantum computing .Since addition is a fundamental operation, designing efficient adders is a cornerstone in the research of reversible circuits. Residue Number Systems (RNS) has been as a powerful tool toprovide parallel and fault-tolerant implementations of computations where additions and multiplications are dominant. In this paper, for the first time in the literature, we propose the combination of RNS and reversible logic. The parallelism of RNS is leveraged to increase the performance of reversible computational circuits. Being the most fundamental part in any RNS, in this work we propose the implementation of different adders, namely ripple carry adder, carry save adder, carry look ahead adder using reversible logic. Analysis and comparison with different adders for modular addition are designed using reversible gates with minimum overhead in comparison to regular Brunt Kung modulo-adders.
References
- T. M. Conte, E.P. DeBenedictis, P.A. Gargini, and E. Track, “RebootingComputing: The Road Ahead,” Computer, vol. 50, no. 1, pp. 20-29, 2017.
- M. Alioto (Ed.), Enabling the Internet of Things: From IntegratedCircuits to Integrated Systems, Springer , 2017.
- A.S.Molahosseini, L.Sousa and C.H. Chang (Eds.), Embedded Systems Design with Special Arithmetic and Number Systems,Springer, 2017.
- C. H. Chang, A. S. Molahosseini, A. A. EmraniZarandi, and T. F. Tay, “Residue Number Systems : A New Paradigm to Datapath Optimizationfor Low-Power and High-Performance Digital Signal Processing Applications,” IEEE Circuits and Systems Magazine, vol. 15, no. 4, pp. 26-44, 2015.
- L. Sousa, S. Antão, and P. Martins, “Combining Residue Arithmetic toDesign Efficient Cryptographic Circuits and Systems,” IEEE Circuits andSystems Magazine, vol. 16, no. 4, pp. 6-32, 2016.
Downloads
Published
Issue
Section
License
Copyright (c) IJSRSET

This work is licensed under a Creative Commons Attribution 4.0 International License.