[1]
K. Pasipalana Rao et al. 2024. A Power-Efficient FPGA Test Pattern Composer. International Journal of Scientific Research in Science, Engineering and Technology. 11, 2 (Apr. 2024), 333–341.