

AMBA-APB RTL Implementation using Efficient Power and **Constructs through Verilog**

Niraj Kumar Mishra, Dr. R. P. Singh, Dr. Jaikarn Singh

Department of ECE, Sri Satya Sai Institute of Science and Technology, Sehore, Madhya Pradesh, India

ABSTRACT

The challenge in engineering VLSI based IC design to find an optimum solution for chip which will satisfy the needs of Power, area and efficiency. The aim of this paper is to design and AMBA-APB RTL which is highly efficient in power and size issues. The reusability of design and easy configurability are the focus area of this paper through which design will be implemented. The Design specification is based on ARM based AMBA APB specification version V2.0. For the simulation task, ModelSim Version 10.3 has been used. For the synthesisation purpose, design utilization summary and power details Xilinx-ISE design software has been used. Power report is introduced for developing better and clear understanding of the power utilization and distribution in any system. The power report gives the power consumption summary. The total clocks power consumption in chip is of 0.38mW, total hierarchy power consumption of 0.52 mW and total on chip logical power consumption of 0.111 W have been extracted from Xilinx XPower analyser tool when APB Bridge is designed under the proposed design approach. Keywords: RTL Constructs, Xilinx ISE 14.1, Efficient Power, Modelsim, SoC

I. INTRODUCTION

While designing a block or an Intellectual Property (IP) of SoC, specific set of recommendations should be planned. As architectures of SoC have been shifted to advanced design approaches, more complexities get introduced into the design considerations and power consumption gets introduced into picture. So, the guidelines should be planned in such a way that it provides less integration efforts and helps to the designers for designing a successful SoC with a wellstructured and synthesizable RTL code with efficient in energy and optimized in power consumption.AMBA. which is known as advanced microcontroller bus architecture is a well-known name in system on chiA. Transition Minimization through efficient State design considerations in VLSI domain. Modern portable mobile devices like Smartphone, hard disk and various. ASIC products cannot even imagine without AMBA buses (advanced microcontroller bus architectures). Simple AMBA Architecture plan is as following:

This block diagram represents the various blocks in onchip protocol. It shows the connectivity between different submodules and various bridges,their connectivity.




Figure 1: AMBA Architecture plan

II. METHODS AND MATERIAL

System Model And Assumptions

Model

We start with identifying clock signals and their transition details. We examined the each and every clock precisely and tried to find interrelation between them. The unused clock transitions have been identified and then the state diagram has been designed as per module. We focussed on designing state diagram for all units like master slave and arbiter. We designed signals as per the standard datasheet and then tried to find the interrelated relations. we started writing specifications as per the desired protocol. We started with special constructs like parameterised constructs which provide flexibility in designing and reuse.

MASTER




Figure 2: State Diagram for Master

I have defined the decoder master slave multiplexer section separately and a hierarchal pattern has been formed for designing a top module. I designed a memory for simulating the read and write operations and applying the results with the desired protocol. The simulation has been done and the clock variation and timing calculation has been calculated.

SLAVE




Figure 2 : State Diagram for Slave

B. Design of APB Bridge

Advanced Peripheral Bus (APB) Bridge is an essential part in AMBA shown in Figure 1. It performs some operations like address, data and control signal latching for connected peripherals. APB Bridge behaves as single master for the APB bus. APB Bridge performs two important operations: read and write transfers. Control signal gives the necessary information whether a read or write transfer is required for the desired operation. It is used to decode the 5 bit input into corresponding 32 bits of code and responsible for generating a signal to select a particular slave. Here we used 5X32 decoder for decoding coming address for the slave select. The synthesis of proposed and resulted design is synthesised with Xilinx Synthesis tool. It is designed with Tcl scripts which run precision RTL synthesis. The RTL views consist of various parts like Master, Slave, Flip-flops and other basic modules as per design.

III. RESULTS AND DISCUSSION

Simulation Results and Discussions

The proposed design and techniques has been coded in simple Gvim editor and then simulate using Modelsim as well as Xilinx ISE tool. The steps has been explained in the above chapter. In this chapter present the result on the GUI. I show the results of various sub modules on the simulation window. I separately show the read and write operations Graphical user interface approach




Figure 4: Top Module simulation result.

Various reports like Design summary, synthesis report and other power report has been generated in this section.

wave - default			
File Edit View Add Format Tools W	findow		
□• # ₽ \$@ ∦ %® 22	: M = % ③ 🖽 🔉 🕺 🛉 🔶 : !	100 n# 🛊 🖹 🖹 🕷 7	ን ው ው আ আ ላ
	S 🖉 🥰 💽 🖻 🔝 I 🐘 ≫ I 🎕 🔍 🤅	R 🔍 🔍 📃 🔳 🔳 🛯 📗 🥼	1.1
Messages			
/TB_MASTER/PRESETN 1 /TB_MASTER/PCLK 0			
/TB_MASTER/MREAD 0			
/TB_MASTER/MWRITE 1			
D-4 /TB_MASTER/PADDR 00000000000000000000000000000000000	000 0000000000000000000000000000000000		
/TB_MASTER/PSEL Stx			
/TB_MASTER/PENABLE Stx			
/TB_MASTER/PM_DATA_IN 3230228097 D-42 /TB_MASTER/PM_DATA_OUT x	7 3230228097)2 (1189058957	2302104082	114806029 [512609997 1114806029
TB_MASTER/PM_ADOR_IN 000000000	000 00000000000000000000000000000000000	2.072.10-0.052	<u> </u>
D-4 /TB_MASTER/PRDATA 303379748	303379748)2 (112818957		15983361 3992211318
D // TB_MASTER/PWDATA 200000000	000 100 10000 10 10)0000	0110101110010111101100001101	
ा । • • • • • • • • • • • • • • • • • • •	5 10 ns 20	ns 30 ns	40 ns 50 ns
Cursor 1 0 m	s Ons		
< > <	• •		
0 ns to 54 ns. Now: 100	Ins. Delta: 2		
🚱 📋 🚺 😣 (🔇 🔚 🖬		- 😼 🕯 👍 🍤 16:33

Figure 5: Master-Slave Read and write transfer

apb_protocol Project Status (05/15/2016 - 16:29:22)					
Project File:	poolh.xise	Parser Errors:	No Errors		
Module Name:	apb_protocol	Implementation State:	Placed and Routed		
Target Device:	xt5xbc20t-2#323	•Errors:			
Product Version:	ISE 14.4	• Warnings:			
Design Goal:	Balanced	Routing Results:	Al Sonals Completely Routed		
Design Strategy:	(linx Default (unlooked)	 Timing Constraints: 	All Constraints Met		
Environment:	System Settings	 Final Timing Score: 	0 (Timing Report)		
Davira Ilification Summary [.]					

better outcool summery					
Slice Logic Utilization	Used	Available	Utilization	Note(s)	
Number of Sice Registers	1,105	12,480	8%		
Number used as Flip Flops	1,105				
Number of Sice LUTs	1,523	12,480	12%		
Number used as logic	1,523	12,480	12%		
Number using O6 output only	1,523				
Number of occupied Sices	532	3,120	17%		
Number of LUT Flip Flop pairs used	1,536				
Number with an unused Flip Flop	431	1,536	28%		
Number with an unused LUT	13	1,536	1%		
Number of fully used LUT-FF pairs	1,092	1,536	71%		

Figure 6 : Synthesis Report of Design

Hence proposed design is used to minimize the clock skew and also provides the less power consumption. We use various FPGA families to simulate the results and then a comparison chart of various results has been listed.





Figure 7: Decoder Simulation results

This result shows the decoder simulation. It is used to decode the 5 bit input into corresponding 32 bits of code and responsible for generating a signal to select a particular slave. Here we used 5X32 decoder for decoding coming address for the slave select.Final synthesised RTL view is given below.



IV. CONCLUSION

I have worked on concept of using parameterized modelling technique which can be useful in reuse the design, implementing small modules in big designs. This work is mainly focus on creating a pre-power assumption of desired chip so we can optimise the required power before the actual backend design. In Previous works many works has been done towards this approach but my work is different mainly in the sense of using language constructs and reducing power requirements by using clock skews. I have simulated this protocol by use of memory and shows the master slave read write operation by simulation tool. I synthesize the design and produced the RTL view of the design to show the exact structure of implemented Design.

Frequency(MHz)	Previous design	Current Design		
	results(Power	Results(Power		
	Report in W)	Report in W)		
50	Total Clock	Total Clock		
	Domain =	Domain =		
	0.00039	0.00037		
50	Total Hierarchy	Total Hierarchy		
	Power	Power = 0.00054		
	=0.00057			
50	Total On-chip	Total On-chip		
	power = 0.113	power = 0.110		

V. REFERENCES

- "Design of AMBA APB bridge with reset controller for efficient power consumption" Industrial and Information Systems (ICIIS), 2014 9th International Conference on, 15-17 Dec. 2014, ISBN-978-1-4799-6499-4 IEEE
- [2] AMBA[™] Specification 2.0 from (Rev 2.0) © Copyright ARM Limited 1999. All rights reserved.
- [3] Verilog HDL A guide to Digital Design and Synthesis by Samir Palnitkar
- [4] J. Jalle Barcelona Supercomput. Center, Barcelona, Spain J. Abella ; E. Quiñones ; L. Fossati ; M. Zulianello ; F. J. Cazorla,IEEE Member "AHRB: A high-performance timecomposable AMBA AHB bus" Published in: Real-Time and Embedded Technology and Applications Symposium (RTAS), 2014 IEEE 20th,Date of Conference:15-17 April 2014
- [5] S. Lee Dept. of Electron. Eng., Soongsil, University C. Lee,IEEE paper "A High Performance SoC Onchip-bus with Multiple Channels and Routing Processes" Published in Very Large Scale Integration, 2006 IFIP International Conference on Date of Conference: 16- 18 Oct. 2006, Print ISBN:3-901882-19-7.
- [6] Man, H.J. "Digital ground bounce reduction by supply current shaping and clock frequency Modulation", Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, On page(s): 65 - 76 Volume: 24, Issue: 1, Jan. 2005