

# Leakage Current Reduction in CMOS Circuits Using Stacking Technique

N. Geetha Rani<sup>1</sup>, G. Ragapriya<sup>2</sup>, Harshitha V<sup>2</sup>, G. Swetha<sup>2</sup>, B. Sri Jyothi<sup>2</sup>

<sup>1</sup>Associate Professor, ECE, Ravindra College of Engineering for Women, Kurnool, Andhra Pradesh, India

<sup>2</sup>ECE, Ravindra College of Engineering for Women, Kurnool, Andhra Pradesh, India

## ABSTRACT

This paper deals with The rapid progress in semiconductor technology have led the feature sizes of transistor to be shrunk there by evolution of Deep Sub-Micron (DSM) technology. There by the extremely complex functionality is enabled to be integrated on a single chip. So, transistor size is reduced to few nanometers. By reducing the size drastically some problems are occurred. In that leakage power is one of the disadvantage. By using this stacking technique we are going to reduce the leakage currents.

Keywords : Low power, Power dissipation, Sub-threshold leakage current, Stacking effect, Cadence Virtuoso Tool.

## I. INTRODUCTION

Over the past decades, the MOSFET has continually been scaled down in size. Typical MOSFET channel lengths were once several micro-meters, but modern integrated circuits are incorporating MOSFETs with channel lengths of less than a tenth of a micrometer. Smaller MOSFETs are desirable for several reasons. The main reason to make transistors smaller is to pack more and more devices in a given chip area. This results in a chip with the same functionality in a smaller area, or chips with more functionality in the same area. Since fabrication costs for a semiconductor wafer are relatively fixed, the cost per integrated circuits is mainly related to the number of chips that can be produced per wafer. Hence, smaller ICs allow more chips per wafer, reducing the price per chip.

Lowering the supply voltage (VDD) is the most effective way to reduce the power dissipation as it depends quadratically on VDD. But as VDD reduces, circuit delay will increase and thus degrades its

performance. At the same time it is possible to maintain the performance by decreasing the threshold voltage ( $V_{TH}$ ) but then sub-threshold leakage current increases exponentially. Therefore, VDD and  $V_{TH}$  have to be optimized to achieve the required performance and low power. As the feature size reduces shorter channel length results in sub threshold leakage current through a transistor when it is off. Thinner gate oxides have led to an increase in gate leakage current. By using Stacking technique we can reduce leakage current up to 50-60% .

## II. SOURCES OF POWER CONSUMPTION

The two sources of power consumption in digital CMOS circuits are Active power and Static power. Active power can be further classified into i) Switching power or dynamic power and ii) Short-circuit power. Switching power consumption occurs due to charging and discharging of load capacitances. Short-circuit power consumption takes place when there exists direct path from supply to the ground

terminal. The static power occurs due to all inputs are held at some valid logic level and the circuit is in charging and discharging state.

The downscaling of gate oxide thickness increases the field oxide across the gate resulting to electron tunneling from gate to substrate or substrate to gate. The resulting current is called as leakage current in the CMOS circuits.

### III. TECHNIQUES TO REDUCE LEAKAGE CURRENT

#### A. SVL TECHNIQUE

Self- Controllable-Voltage level circuit (SVL) has been developed, that not only reduces leakage power but also retains data during stand by period. Self-Voltage Level (SVL) controllable switch is a technique which allows full supply voltage to be applied in active mode, and reduced supply voltage in inactive mode. Also this appears to be particularly promising for reducing gate / sub-threshold leakage currents.




Figure 1 : SVL technique applied to CMOS inverter

Here self-controllable switch can be used either at the upper side of the standard cell to reduce supply

voltage (USVL scheme) or at the lower end of the cell to raise the potential of the ground node (LSVL scheme). From fig.1, the upper SVL (U-SVL) circuit contains two or more PMOS transistors connected in series and one NMOS in parallel of these series PMOS transistors. Similarly, the L-SVL circuit contains two or more NMOS transistors connected in series and one PMOS in parallel of these series NMOS transistors. The limitations of SVL technique is huge circuitary, Cost is very high, It consumes more area, leakage currents can be reduced up to 30% only.

#### B. PROPOSED METHOD

The proposed method is Stacking Technique. By using the Stacking Technique we simulate basic logic gates like NOT, NOR, NAND gates. In Stacking Technique we have two types. They are forced PMOS and forced NMOS techniques.




Figure 2 : CMOS Inverter





Figure 3 : Forced NMOS Stacking Technique

**Figure 4 : Forced PMOS and NMOS Stacking Technique**



**IV. RESULTS**

We have observed that the leakage currents are reduced by using Stacking technique. The reduced leakage currents are shown in table1.

**Table 1 : Simulation results for different Stacking techniques**

S. No	Input Voltage(V)	Output Current(A)		
		CMOS Inverter	Forced NMOS Stacking Technique	Forced PMOS and NMOS Stacking Technique
1	0	5.661(pA)	2.84(pA)	2.84(pA)
2	0.1	57.09(pA)	13.1(pA)	13.1(pA)
3	0.2	1.01(nA)	215.1(pA)	215.1(pA)
4	0.3	15.63(nA)	3.6(nA)	3.54(nA)
5	0.4	149.04(nA)	40.5(nA)	39.92(nA)
6	0.5	836.49(nA)	260.4(nA)	260.5(nA)
7	0.6	684.13(nA)	668.4(nA)	233.7(nA)
8	0.7	122.5(nA)	120.5(nA)	39.01(nA)
9	0.8	14.6(nA)	14.6(nA)	4.19(nA)
10	0.9	953.05(pA)	952.6(pA)	253.2(pA)
11	1	82.04(pA)	82.04(pA)	23.01(pA)

**V. CONCLUSION**

Continuing to shrink the dimensions of electronic devices is important in order to increase speed, reduce device switching energy, increase system functionality, and reduce manufacturing cost per bit. With reduced gate length, leakage currents increases

proportionally. In this project, stacking technique is employed to reduce leakage currents below 100nm. Simulation results show that this technique efficiently reduces leakage currents.

## VI. REFERENCES

- [1]. P R Gray, P J Hurst, S H Lewis, and R G Meyer (2001). Analysis and Design of Analog Integrated Circuits, Fourth Edition, New York: Wiley, pp. 66-67.
- [2]. P. R. van der Meer, A. van Staveren, A. H. M. van Roermund (2004). Low-Power Deep Sub-Micron CMOS Logic: Sub threshold Current Reduction. Dordrecht: Springer, p.78
- [3]. Sandeep K. Shukla, R. Iris Bahar (2004). Nano, Quantum and Molecular Computing. Springer, p. 10 and Fig. 1.4, p. 11
- [4]. Ashish Srivastava, Dennis Sylvester, David Blaauw (2005). Statistical Analysis and Optimization For VLSI: Timing and Power. Springer, p. 135
- [5]. Galup-Montoro & Schneider MC (2007). MOSFET modeling for circuit analysis and design. London/Singapore: World Scientific, p. 83
- [6]. Norbert R Malik (1995). Electronic circuits: analysis, simulation, and design. Englewood Cliffs, NJ: Prentice Hall, pp. 315-316
- [7]. A. Murthy, J. Sandford, M. Silberstein, S. Sivakumar, P. Smith, K. Zawadzki, S. Thompson, and M. Bohr, "A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors," IEDM Technical Digest, pp. 978-980, 2003.
- [8]. K. Bowman, L. Wang, X. Tang, and J. Meindl, "A circuit-level perspective of the optimum gate oxide thickness," IEEE Trans. Electron Devices, vol. 48, no. 8, pp. 1800-1810, Aug. 2001.
- [9]. W. Tsai, L.-Å Ragnarsson, L. Pantisano, P. J. Chen, B. Onsia, T. Schram, E. Cartier, A. Kerber, E. Young, M. Caymax, S. De Gendt, and M. Heyns, "Performance comparison of sub 1 nm sputtered TiN/HfO<sub>2</sub>nMOS and pMOSFETs," IEDM Technical Digest, pp. 311-314, 2004.
- [10]. Yee-Chia Yeo; Tsu-Jae King; Chenming Hu, "MOSFET gate leakage modeling and selection guide for alternative gate dielectrics based on leakage considerations," IEEE Transactions on Electron Devices, Vol. 50, No. 4, April 2003, pp. 1027-1035.
- [11]. Sakurai, T., Newton, A. R. Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas. IEEE Journal of Solid-State Circuits 25, 2 (April 1990), 584-594.
- [12]. A. Chandrakasan and R. Brodersen, Low Power Digital CMOS Design, Kluwer Academic Publishers, Boston, 1995.

### Cite this article as :

N. Geetha Rani, G. Ragapriya, Harshitha V, G. Swetha, B. Sri Jyothi, "Leakage Current Reduction in CMOS Circuits Using Stacking Technique", International Journal of Scientific Research in Science, Engineering and Technology (IJSRSET), Online ISSN : 2394-4099, Print ISSN : 2395-1990, Volume 7 Issue 3, pp. 175-178, May-June 2020. Available at doi : <https://doi.org/10.32628/IJSRSET207344> Journal URL : <http://ijsrset.com/IJSRSET207344>