# A High-Speed Bidirectional Register with Parallel Loading using single electron Threshold Logic Technology 

Anup Kumar Biswas<br>Department of Computer Science and Engineering, Kalyani Govt. Engineering College, Kalyani, Nadia, West Bengal, India


#### Abstract

\section*{Article Info}

Volume 8, Issue 4 Page Number: 394-408

Publication Issue : July-August-2021

\section*{Article History}

Accepted: 02 Aug 2021 Published: 08 Aug 2021

In this work we have concentrated our attention to a High Speed 4-bit Bidirectional Register with Parallel Loading counting on the principle of threshold logic gates (TLG). After determining the number of logic gates and other circuits needed to complete the desired circuit for our work, we implement some gates and circuits made up of tunnel junctions and capacitances. Some multi-inputs (greater than two) are designed or implemented with the assistance of modified version of the generic multi-input TLG. The types of gates suitable for the implementing the bidirectional Register are 3 -input AND, 3 -input NAND and 4 -input OR gates, in addition an inverter and a more complex circuits like 4:1 Multiplexer are the part and parcel of the desired device. With the help of a 3-input AND gate and a 4 -input OR gate, a 4:1 Multiplexer is built. By using the 3-input NAND gate a memory element - D Flip-flop is constructed. At last 4 number of 4:1 Multiplexers and another four number of D Flip-flops are combined in a parallel pattern to implement a 4-bit Bidirectional Register with Parallel Loading. Each component is made after analyzing their corresponding threshold linear equations. After constructing the threshold circuits, again they are formed by using the parameters as capacitors, tunnel junctions with their internal resistances. All the circuit, which are constructed, are verified by simulation with the help of SIMON and the result obtained are investigated and found that they are matched with the theoretical results. For comparing the fastness of our circuit with the CMOS-based or single electron transistor (SET) based circuit, the processing delays of all gates/ circuits are determined. How much power they consume are measured as well. Comparing the delays of CMOSbased and SET based circuit with the TLG based circuit we have decided that our 4-bit Bidirectional Register with Parallel Loading is speedier. Keywords : High speed, Threshold-logic, tunneling, generic logic gate, bidirectional register


## I. INTRODUCTION

Using single electron tunneling phenomena, we will be able to construct different logic gates, inverter, sequential and combinational circuits. Based on some of them, we must be able to implement a more complex circuit called 4-bit Bidirectional Register with Parallel Loading circuit which is made up of $4: 1$ Multiplexers and D Flip-flops. This circuit is capable of performing the operation of serial right shift, serial left shift and parallel loading under the control of control mode. This circuit consists of 4 -stages with two control lines, it can also be extended to n stages with $\left\lceil\log _{2}(n)\right\rceil$ control lines. The rule of threshold logic is strictly followed whenever a circuit is implemented. The thumb rule of threshold logic is: if the weighted sum of the multiple inputs of a linear logic circuit is greater than or equal to the threshold value $\theta$ of the circuit concerned, the output of the circuit will be high otherwise low. A logical inverter circuit is also provided for the motive of inverting the logic value of a signal. In sections 2, 3, 45 and 6 some logic gates/circuits are made up of after analyzing their properties. In section 3, a LTG based D Flip-flop, in section 8, a 4:1 Multiplexer is discussed, in section 7 a multiple input threshold logic gate (TLG) with its functionality is described. In section 9, a " 4 -bit Shift Register (Bidirectional) with Parallel Load"-diagram based on different parameters like capacitances, resistances and signal voltages are provided. And in the remaining sections, regarding the processing delays, elements required, energy consumptions, speed-up of TLG circuits in comparison with the CMOS and single electron transistors (SETs) are enlightened.

## II. 3-input NAND gate using linear threshold logic

The solution set (when value of $\mathrm{F}(\mathrm{ABC})=(\mathrm{ABC})$ ' equals to 1 ) of this 3 -input AND gate expression can be separated from the non-solution set (when value of $\mathrm{F}(\mathrm{ABC})=(\mathrm{ABC})$ ' equals to 0 ) in three dimensional
space by a plane. The diagram in support of this is shown in Fig. 1(a). Here blue color small circles indicates the value " 1 " for the logic expression $\mathrm{F}(\mathrm{ABC})=(\mathrm{ABC})$ ' and blank small circle indicates the value " 0 " for the same expression. If these two set of values of the logic expression are separated by a plane then the Expression becomes linearly separable. In Fig. 1(a), the two sets of small circle in the eight corners of a cube is separated by a red plane, so the function representing this cube is linearly separablei.e., the 3 -input NAND gate is linearly separable. A linearly separable logic expression can be represented by a single node TLG.


Fig, 1(a) 3D solution set space diagram of 3-input NAND
Now, we write the threshold logic expression of 3input NAND as in equation (1) below. The truth table of this expression is listed in Table-1.
$F=\operatorname{sgn}\left\{w_{\mathrm{A}} \cdot \mathrm{A}+w_{\mathrm{B}} \cdot \mathrm{B}+w_{\mathrm{C}} \cdot \mathrm{C}-\theta\right\}$
Table-1

| A | B | C | $\mathrm{F}(\mathrm{ABC})$ <br> $=(\mathrm{ABC})^{\prime}$ | $\theta$ | inequali <br> ty |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | $0 \geq \theta$ | $(1)$ |
| 0 | 0 | 1 | 1 | $w_{\mathrm{C}} \geq \theta$ | $(2)$ |
| 0 | 1 | 0 | 1 | $w_{\mathrm{B}} \geq \theta$ | $(3)$ |
| 0 | 1 | 1 | 1 | $w_{\mathrm{B}}+w_{\mathrm{C}} \geq \theta$ | $(4)$ |
| 1 | 0 | 0 | 1 | $w_{\mathrm{A}} \geq \theta$ | $(5)$ |
| 1 | 0 | 1 | 1 | $w_{\mathrm{A}}+w_{\mathrm{C}} \geq \theta$ | $(6)$ |
| 1 | 1 | 0 | 1 | $w_{\mathrm{A}}+w_{\mathrm{B}} \geq \theta$ | $(7)$ |
| 1 | 1 | 1 | 0 | $w_{\mathrm{A}}+w_{\mathrm{B}}+$ <br> $w_{\mathrm{C}}<\theta$ | $(8)$ |

The inequality (1) in Table- 1 tells that $\theta$ is a negative integer number as $\theta$ is considered to be an integer number (it can be taken as real number also). As the NAND gate is a negative logic, so all the 3- weights $w_{\mathrm{A}}, w_{\text {в }}$ and $w_{\text {с }}$ will be of negative numbers. If the value of $\theta$ equals to -2 and the values of $w_{\mathrm{A}}, w_{\mathrm{B}}, w_{\mathrm{C}}$ are equal to -1 each then all the eight conditional equations given in Table-1 are satisfied. Hence, a solution set of $\{w$ А, $w$ в, $w$ c: $\theta\}$ will be $\{-1,-1,-1:-2\}$. Taking them as satisfactory values, the 3 -input threshold logic NAND logic gate expression will be as equation (2) and its respective threshold linear logic gate is depicted in Fig. 1(b) $F=\operatorname{sgn}\{-\mathrm{A}-\mathrm{B}-\mathrm{C}-(-2)\}$


Fig. 1(b) A 3-input NAND TLG

## III. Edge triggered D flip-flop with set and reset

Counting on the 3-input NAND gate, a positive edge triggered D flip-flop with set and reset can be implemented. To draw the D Flip-flop, 6(six) number of 3-input NAND gates are essential. The D flip-flop is special regular pattern of 3-input NAND gates and it is placed in Fig. 2 and the corresponding Truth table is given in Table-2 as well. A parameter based D-Flipflop is depicted in Fig.2(b).


Fig. 2(a) A D-Flip-flop w.r.to TLG

Table 2 : D Flip-flop Truth-Table

| $\overline{\text { SET }}$ | $\overline{\text { RESET }}$ | $\mathbf{D}$ | $\mathbf{C l k}$ | $\mathbf{Q}$ | $\overline{\mathbf{Q}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | x | x | 1 | 0 |
| 1 | 0 | x | x | 0 | 1 |
| 0 | 0 | x | x | 1 | 1 |
| 1 | 1 | 1 | $\Omega$ | 1 | 0 |
| 1 | 1 | 0 | $\Gamma$ | 0 | 1 |



Fig. 2(b) A TLG based D-Flip-flop with parameters

## IV. 3-input AND gate

Logical expression of 3-input AND is $Y\left(\mathrm{X}_{1}, \mathrm{X}_{2} \mathrm{X}_{3}\right)=\mathrm{X}_{1}$ $\mathrm{X}_{2} \mathrm{X}_{3}$.

Threshold logic equation of a 3-input AND gate of three variables $X_{1}, X_{2}$ and $X_{3}$ can be written as
$\mathrm{F}\left(\mathrm{X}_{1} \mathrm{X}_{2} \mathrm{X}_{3}\right)=\operatorname{sgn}\left(w_{1} \mathrm{X}_{1}+w_{2} \mathrm{X}_{2}+w_{3} \mathrm{X}_{3}-\theta\right)$ (3)

Where, $w_{1}, w_{2}$ and $w_{3}$ are the weightage value of $X_{1}, X_{2}$ and $X_{3}$ and $\theta$ is the threshold value. For finding the exact threshold logic equation of 3-input AND gate, the logic variables ( $\mathrm{X}_{1}, \mathrm{X}_{2}$ and $\mathrm{X}_{3}$ ) for positive logic will be set as 1 each. The equation (3) will be as
$\mathrm{F}=\operatorname{sgn}\left(w_{1}+w_{2}+w_{3}-\theta\right)$
To obtain the values of $w_{1}, w_{2}, w_{3}$ and $\theta$, we first draw the truth table Table-3 of a 3-input AND gate
and compare the weighted sum of weights $w_{1}, w_{2}$, and $w_{3}$ of three variables $\mathrm{X}_{1}$ and $\mathrm{X}_{2}$ and $\mathrm{X}_{3}$ respectively with the threshold value $\theta[1,2,3,7,9]$.

Table-3

| $\mathrm{X}_{1}$ | $\mathrm{X}_{2}$ | $\mathrm{X}_{3}$ | $\mathrm{F}=$ <br> $\mathrm{X}_{1} \mathrm{X}_{2} \mathrm{X}_{3}$ | $\theta$ | Eqn. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | $0<\theta$ | $(1)$ |
| 0 | 0 | 1 | 0 | $w_{3}<\theta$ | $(2)$ |
| 0 | 1 | 0 | 0 | $w_{2}<\theta$ | $(3)$ |
| 0 | 1 | 1 | 0 | $w_{2}+w_{3}<\theta$ | $(4)$ |
| 1 | 0 | 0 | 0 | $w_{1}<\theta$ | $(5)$ |
| 1 | 0 | 1 | 0 | $w_{1}+w_{3}<\theta$ | $(6)$ |
| 1 | 1 | 0 | 0 | $w_{1}+w_{2}<\theta$ | $(7)$ |
| 1 | 1 | 1 | 1 | $w_{1}+w_{2}+w_{3}$ <br> $\geq \theta$ | $(8)$ |

For positive logic, we assume weights of $\mathrm{X}_{1}, \mathrm{X}_{2}$ and $\mathrm{X}_{3}$ are positive 1 each i.e. $w_{1}=1, w_{2}=1$ and $w_{3}=1$. For the case of threshold " $\theta$ ", if we take the value $\theta=3$, then all the eight inequalities in right-most column in Table-3 are satisfied. Hence, we get a solution set for $\left\{w_{1}, w_{2}, w_{3}: \theta\right\}=\{1,1,1: 3\}$. So the Threshold logic equation for 3 -input AND gate given in equation (3) can be written as equation (5). The corresponding threshold logic gate is drawn in Fig. 3.

$$
\begin{equation*}
\mathrm{F}\left(\mathrm{X}_{1} \mathrm{X}_{2} \mathrm{X}_{3}\right)=\operatorname{sgn}\left(\mathrm{X}_{1}+\mathrm{X}_{2}+\mathrm{X}_{3}-3\right) \tag{5}
\end{equation*}
$$



Fig. 3 TLG of $\mathrm{F}=\mathrm{X}_{1} \mathrm{X}_{2} \mathrm{X}_{3}$

## V. 4-input OR Gate

We are interested in constructing a 4 -input OR gate by representing a single node with 4 -inputs. Consider the 4 -input threshold OR gate as

$$
\begin{array}{r}
\mathrm{Y}\left(\mathrm{X}_{1} \mathrm{X}_{2} \mathrm{X}_{3} \mathrm{X}_{4}\right)=\operatorname{sgn}\left(w_{1} \mathrm{X}_{1}+w_{2} \mathrm{X}_{2}+w_{3} \mathrm{X}_{3}+w_{4} \mathrm{X}_{4}\right. \\
-\theta) \tag{6}
\end{array}
$$

While finding the threshold logic equation of 4-input OR gate, the logic variables ( $\mathrm{X}_{1}, \mathrm{X}_{2}, \mathrm{X}_{3}$ and $\mathrm{X}_{4}$ ) for a positive logic will be considered as 1 each. Then the equation (6) will be as

$$
\begin{equation*}
Y=\operatorname{sgn}\left(w_{1}+w_{2}+w_{3}+w_{4}-\theta\right) \tag{7}
\end{equation*}
$$

To solve the equation (7) i.e., the values of $w_{1}$, $w_{2}, w_{3}, w_{4}$ and $\theta$, we draw the truth table Table- 4 for the 4 -input OR gate and compare the weighted sum of weights $w_{1}, w_{2}$, and $w_{3}$ of four variables $\mathrm{X}_{1}$ and $\mathrm{X}_{2}$ , $\mathrm{X}_{3}$ and $\mathrm{X}_{4}$ respectively with the threshold value $\theta[1,2,3,8,9]$.

Table-4

| $\mathrm{X}_{1}$ | $\mathrm{X}_{2}$ | $\mathrm{X}_{3}$ | $\mathrm{X}_{4}$ | $\mathrm{~F}=\mathrm{X}_{1} \mathrm{X}_{2} \mathrm{X}_{3}$ | $\theta$ | inequality <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | $0<\theta$ | $(1)$ |
| 0 | 0 | 0 | 1 | 1 | $w_{4} \geq \theta$ | $(2)$ |
| 0 | 0 | 1 | 0 | 1 | $w_{3} \geq \theta$ | $(3)$ |
| 0 | 0 | 1 | 1 | 1 | $w_{3}+w_{4} \geq \theta$ | $(4)$ |
| 0 | 1 | 0 | 0 | 1 | $w_{2} \geq \theta$ | $(5)$ |
| 0 | 1 | 0 | 1 | 1 | $w_{2}+w_{4} \geq \theta$ | $(6)$ |
| 0 | 1 | 1 | 0 | 1 | $w_{2}+w_{3} \geq \theta$ | $(7)$ |
| 0 | 1 | 1 | 1 | 1 | $w_{2}+w_{3}+w_{4} \geq \theta$ | $(8)$ |
| 1 | 0 | 0 | 0 | 1 | $w_{1} \geq \theta$ | $(9)$ |
| 1 | 0 | 0 | 1 | 1 | $w_{1}+w_{4} \geq \theta$ | $(10)$ |
| 1 | 0 | 1 | 0 | 1 | $w_{1}+w_{3} \geq \theta$ | $(11)$ |
| 1 | 0 | 1 | 1 | 1 | $w_{1}+w_{3}+w_{4} \geq \theta$ | $(12)$ |
| 1 | 1 | 0 | 0 | 1 | $w_{1}+w_{2} \geq \theta$ | $(13)$ |
| 1 | 1 | 0 | 1 | 1 | $w_{1}+w_{2}+w_{4} \geq \theta$ | $(14)$ |
| 1 | 1 | 1 | 0 | 1 | $w_{1}+w_{2}+w_{3} \geq \theta$ | $(15)$ |
| 1 | 1 | 1 | 1 | 1 | $w_{1}+w_{2}+w_{3}+$ | $(16)$ |

From the inequality (1) in the $7^{\text {th }}$ column of Table-4, we have $\theta$ is a positive number and from inequalities (2), (3), (5) and (9), our conclusion is that $w_{1}, w_{2}, w_{3}$ , $w_{4}$ are all positive as $\theta>0$. If we take $w_{1}=1$, $w_{2}=1, w_{3}=1, w_{4}=1$ and $\theta=1$, then all the 16 (sixteen) inequalities in right-most column in Table-4 are satisfied. Hence a solution set for $\left\{w_{1}, w_{2}, w_{3}\right.$, $\left.w_{4}: \theta\right\}=\{1,1,1,1: 1\}$. So the Threshold logic equation
can be written as equation (8) below. And the corresponding threshold logic gate is depicted in Fig. 4.

$$
\mathrm{Y}\left(\mathrm{X}_{1} \mathrm{X}_{2} \mathrm{X}_{3} \mathrm{X}_{4}\right)=\operatorname{sgn}\left(\mathrm{X}_{1}+\mathrm{X}_{2}+\mathrm{X}_{3}+\mathrm{X}_{4}-1\right)
$$

(8)


Fig. 4 TLG of $Y=X_{1}+X_{2}+X_{3}+X_{4}-1$

## VI. INVERTER

An inverter that complements the input of a variable is shown in Fig. 5(a) [1-4, 8-10]. It is made up of 9 elements as: 5 true capacitors, 4 Tunnel junctions; one input terminal, one output terminal and one bias or supply voltage $\mathrm{V}_{\text {s. }}$ This inverter is considered to be constructed with two single electron transistors (SETs) connected in series. Upper two Tunnel junctions ( $\mathrm{J}_{1}, \mathrm{~J}_{2}$ ) and two true capacitors ( $\mathrm{C}, \mathrm{C}_{\mathrm{b}}$ ) belong to SET1. Similarly, the lower two Tunnel junctions ( $\mathrm{J}_{3}, \mathrm{~J}_{4}$ ) and two true capacitors ( $\left(\mathrm{C}, \mathrm{C}_{\mathrm{b}}\right)$ belong to SET2. Two input terminals connected to the same values $\mathrm{V}_{\text {in }}$ are straight coupled to the islands (small circles) of the SET1 and SET2 [1, 2, 8-10] through the two capacitors $C_{g}$ and $C_{g}$ respectively. The island sizes of each SET are approximately 10 nm diameter of gold and their corresponding capacitance values will be less than 10 aF . The output terminal $V_{0}$ is straight connected to the common channel between the SET1 and SET2. We ground the output terminal through a load capacitor $C_{L}$ to suppress charging effects.

While using an inverter, the parameter values are chosen as: $V_{g 1}=0, V_{g 2}=0.1 \times \frac{q_{e}}{C}, C_{L}=9 C, C_{j}=\frac{1}{10} C$, $5 C_{j}=\frac{1}{2} C, C_{g}=\frac{1}{2} C, C_{b}=\frac{17}{4} C, R_{j} 50 \mathrm{~K} \Omega$. We take the value of $\mathrm{C}=1 \mathrm{aF}$ whenever necessary in this work.


Fig. 5(a) Simulation set of an Inverter


Fig. 5 (b) input and output result after simulation of inverter

We maintain the voltages $V_{g 1}=0$ and $V_{g 2}=16 \mathrm{mV}$. The operation of the inverter is as follows: - the output $V_{0}$ value will be logic high if the input voltage $\mathrm{V}_{\text {in }}$ is low and that will be 0 logic low ( 0 ) if the input voltage $\mathrm{V}_{\text {in }}$ applied to is high. SET1 (upper part) remains in conduction mode and the SET2 in Coulomb blockade [2-4, 11] whenever the input signal $V_{\text {in }}$ being applied to is low. This makes the output voltage $\mathrm{V}_{0}$ connect to $V_{b}$ and therefore the output voltage becomes high. If the high input voltage is applied, the charges induced on each of the islands are shifted by a fraction of an electron charge. As a consequence, SET1 transfers to in Coulomb blockade mode and the $\mathrm{SET}_{2}$ in conducting condition. And we say that the output $V_{0}$ changes from high to low logic condition (logic 0 ).

In this work, we take the inputs " 0 " $=0$ Volts and logic $" 1 "=0.1 \times \frac{q_{e}}{c}$.
Whenever simulated, we take $\mathrm{C}=1 \mathrm{aF}$ and Logic " 1 "= $0.1 \times \frac{1.602 \times 10^{-19}}{1 \times 10^{-18}}=0.1 \times 1.602 \times 10^{-2}=16.02 \times$ $10^{-3}=16.02 \cong 16 \mathrm{mV}$.

## VII. General Purpose Multiple input threshold logic gate

A generic multi-inputs threshold logic gate [1-10] depicted in Fig. 6 comprises a tunnel junction bearing internal capacitance $C_{j}$ and resistance $R_{j}$, two multi-input-signals (i) $V_{k}^{P} \mathrm{~s}$ and (ii) $V_{l}^{n} \mathrm{~s}$ which are connected to two points ' $q$ ' and 'p' respectively. Each input voltage $V_{k}^{P}$ (upper side) is joined at the point "q" through the capacitance $C_{k}^{P}$; and each input voltage $V_{l}^{n}$ (lower side), is joined at the point " p " through the capacitance $C_{l}^{n}$ as well. The bias voltage $V_{b}$, for the helping of the tunneling, is joined at the point " $q$ " through the capacitor $C_{b}$. Tunnel Junction element with its internal capacitance $C_{j}$ is straight connected between " $p$ " and " $q$ ". Point " $p$ " is grounded through $\mathrm{C}_{0} . C_{j}$ and $\mathrm{C}_{0}$ play the important role in the circuit. A tunnel event occurs whenever an electron passes through tunnel junction from point " p " to " q ". For a LTG, the operation can be expressed by means of a function called signun function. The signun function of a function $h(x)$ can be described by two equations (9a) and (9b).


Fig. 6 Threshold logic gate with multi-input

$$
\begin{align*}
& \mathrm{g}(\mathrm{x})=\operatorname{sgn}\{\mathrm{h}(\mathrm{x})\}=\left\{\begin{array}{l}
0, \text { if } h(x)<0 \\
1, \text { if } h(x) \geq 0
\end{array}\right.  \tag{9a}\\
& \mathrm{h}(\mathrm{x})=\sum_{k=1}^{n}\left(w_{k} \times x_{k}\right)-\theta \tag{9b}
\end{align*}
$$

where $x_{k}$ represents n -Boolean inputs, and $w_{k}$ are their corresponding integer weights.

The LTG compares the weighted sum of the inputs $\sum_{k=1}^{n}\left(w_{k} \times x_{k}\right)$ with the threshold value $\theta$. When $\sum_{k=1}^{n}\left(w_{k} \times x_{k}\right)$ is greater than or equal to the threshold value $\theta$ of the circuit, output of the LTG becomes high (logical "1"), otherwise it is low (logical "0").

## VIII. Threshold logic gate based 4:1 Multiplexer

Multiplexer has four inputs, one output and two control lines. In the previous sections we have enlightened about the 3-input AND gate, 4-input OR gate and an inverter. Following the functional diagram of Fig. 7 (b), a threshold logic gate based 4-to1 line Multiplexer is depicted in Fig. 7(a). Counting upon the control mode of $\mathrm{C}_{1} \mathrm{C}_{0}$ we can select one of the four inputs $A, B, C$ and $D$ input for each mode.


Fig. 7(a) TLG based 4:1 Multiplexer

| $\mathrm{C}_{1}$ | $\mathrm{C}_{0}$ | $\mathbf{P}$ |
| :---: | :---: | :---: |
| 0 | 0 | D |
| 0 | 1 | C |
| 1 | 0 | B |
| 1 | 1 | A |

Fig. 7(b) Functional Diagram

After manipulating the measuring of parameters of 3input AND gate (TLG based), we have got the capacitor values shown in Table-6 in section 9 and with the help of them, a simulation set of a $4: 1$ Multiplexer is drawn in Fig. 8 below.


Fig. 8 Simulation set of a 4:1 Multiplexer

## IX. Shift Register (Bidirectional) with Parallel Load

A Shift registers can convert the serial data to parallel data, and reversely convert serial data to parallel. Shift registers can be used as: data enter into serially but they are taken out in parallel from the outputs of D Flip-flops used here. If there is an advantage of adding a parallel-load capability, then data are being penetrated or entered in parallel can be found out serially by shifting the stored data in the desired register.
A shift register can have the essential input and output ports for transferring data parallely. It can have facilities both of right-shifting and left-shifting of data through the flip-flops of the register concerned. Other registers can have some of the functions not all but with 1 (one) shift operation. The general purpose shift register have the following capabilities.
a) For synchronizing all operations a clock-pulse input for providing clock pulses.
b) A set or clear control to set or clear the register to 1 or 0 .
c) A shift-right control can enable to do shiftright operation and make the serial input and
output lines related to the shift right enable.
d) A shift-left control, in the same manner as discussed in (c), can enable the shift-left operation and that create the serial input and output lines relating to the shift-left enable.
e) There will be $\boldsymbol{n}$ parallel output lines.
f) A control state which is providing the information in the register remains unaltered even if clock pulses are provided continuously.

A register can be a bidirectional shift register in this case it can shift data either right or left. If a register can only shift data in one direction then it is treated as a unidirectional shift register. If the register has capabilities of both directional shift and parallel load, then this register is identified as a shift register with parallel load.

Here, a linear threshold logic gate based shift register having all the capabilities cited above is given in Fig. 9. It comprises four $D$ flip-flops and four 4:1 Multiplexers connected to control lines $\mathrm{C}_{1}$ and $\mathrm{C}_{0}$. Under the different control mode of lines $\mathrm{C}_{1}$ and C 0 , the operation of the register will be as:
When $\mathrm{C}_{1} \mathrm{C}_{0}=00$, there would be no change of the output terminals $\left(B_{4} B_{3} B_{2} B_{1}\right)$ of the register in Fig.9. In this situation a path is formed from each of four outputs of the four flip-flops into their corresponding flip-flops. The next clock-pulse, when applied, transfers the binary values previously stored into each flip-flop. As a result the change of the state occurs.
When C1 Co=0 1 and a clock pulse is applied, one right shift happens
When C1 $\mathrm{C} 0=10$ and a clock pulse is provided, one left shift happens
When $\mathrm{C} 1 \mathrm{C}_{0}=11$ and a clock pulse is given, all the data $\left(A_{4} A_{3} A_{2} A_{1}\right)$ connected to the terminals 3 for each MUX will be selected and transferred to corresponding D Flip-flops, i.e., loaded parallely. The selection modes and related operations are listed in tabular form in Table-5.

Table-5

| Mode |  | Operation |
| :---: | :---: | :---: |
| $\mathrm{C}_{1}$ | $\mathrm{C}_{0}$ | of register |
| 0 | 0 | Unaltered |
| 0 | 1 | Right shift |
| 1 | 0 | Left shift |
| 1 | 1 | Load parallely |



Fig. 9 A 4- bit bilateral shift register with parallel load

A bidirectional shift register with parallel load depicted in Fig. 9 and Fig. 10 are the generic register being capable of performing three types of operations: left-shifting, right-shifting and parallelloading.

## A. Simulation set and result of 4 -bit bilateral shift register with parallel load

An interested person may be interested in simulating the input -output results for the 4 - bit bilateral shift register with parallel load. Before establishing the simulation set, what types of essential components are to be taken into consideration?

Two types of electronic components (i) 4:1 Multiplexers and (ii) Flip-flops which are made up of either 3-input AND gate or 3-input NAND or 4-input OR gate. These three kinds of gates are discussed in previous sections. Their linear threshold logic expressions and the corresponding logic gates are provided in due places. But the elements required to construct them are not cited. After analyzing each of
their logic expressions we have measured numerical values of elements like capacitances, resistances and the supplied voltages to activate the execution of operations. The list of the parameter values relevant to the different logic gates with which we can build a 4--bit bilateral shift register with parallel load is given in Table-6. For inverting a signal, an inverter will be needed.

Table-6

| SI. <br> No. | Expressions used | Name of <br> Expression | Parameters required for <br> setting |
| :--- | :--- | :--- | :--- |
|  |  |  |  |

The operation of a bidirectional shift register with parallel load is discussed in the previous section 8. For space limitation, only a 4 -bit bilateral shift register with parallel load is taken into consideration. The parameter based 4- bit bidirectional shift register with parallel load is depicted in Fig. 10 \{Fig. 10(a) + Fig. 10(b)\}. As the picture of 4- bit bilateral shift register
with parallel load is large in size, the picture is sectioned into two parts Fig. 10(a) and Fig. 10(b). After combining these two parts one after another, you will get full picture of the 4-bit bidirectional shift register with parallel load.

If we concentrate our attention on the control lines $\mathrm{C}_{1} \mathrm{C}_{0}$, and we give the control signals $\mathrm{C}_{1} \mathrm{C}_{0}=00$. With next clock pulse when applied, the binary value stored in each flip-flop previously is transferred into all the D Flip-flops. As a result there is no change of state happens. If control signals $\mathrm{C}_{1} \mathrm{C}_{0}=01$, with next clock pulse, the 1-terminal of the four Multiplexers get the communication path to the inputs of the $D$ Flip-flops. This makes a right shift operation and a
"serial input value from the leftmost Serial input" for right shift in Fig 10(a) is transferred into terminal number 1 of the leftmost multiplexer. If the control signals $\mathrm{C}_{1} \mathrm{C}_{0}=10$ is applied with a next clock pulse, a left operation happens, with the results that a "serial input from the rightmost side" in Fig. 10(b) enters into flip-flop rightmost Flip-flop. And lastly, if the control signals $C_{1} C_{0}=11$, the binary information available at $\mathrm{A}_{4} \mathrm{~A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1}$ are passed to the register simultaneously at the time of next clock pulse applied. The simulation results regarding the circuit drawn in Fig. (10(a) $+10(\mathrm{~b})$ ) is given in Fig. 10(c).


Fig. 10(a) 4- bit bilateral shift register with parallel load based on parameters (Left Part)


Fig. 10(b) 4- bit bilateral shift register with parallel load based on parameters (Right Part)

Given that $A_{4} A_{3} A_{2} A_{1}=1011$

## Serial input for right shift $=1$

## Serial input for left shift=1



Fig. 10(c) Simulation result of Fig. 10(a) +Fig. 10(b)

Initially, it is cocsidered that the inputs of $\mathrm{A}_{4} \mathrm{~A}_{3} \mathrm{~A}_{2}$ $A_{1}=1011$ in Fig.10, serial input (for Right shift) $=1$ and serial input (for left shift) $=1$. For the "set" of all D Flip-flops, we can use $\overline{\mathbf{S E T}}=1$ and $\overline{\operatorname{RESET}}=0$ without clock pulse or $\overline{\mathbf{S E T}}_{=1}$ and $\overline{\mathbf{R E S E T}}_{=1}$ and with a stored value of all D flip-flops 0 and with a clock pulse.
Now, we apply the control signal $\mathrm{C}_{1} \mathrm{C}_{0}=00$ with a clock pulse, the output at the output terminals $\mathrm{B}_{4} \mathrm{~B}_{3} \mathrm{~B}_{2} \mathrm{~B}_{1}$ will be same as will be the same as before, i.e., if the initial binary values stored in the D Flipflops $\mathrm{B}_{4} \mathrm{~B}_{3} \mathrm{~B}_{2} \mathrm{~B}_{1}=1010$, then after the next clock pulse the output at terminals $\mathrm{B}_{4} \mathrm{~B}_{3} \mathrm{~B}_{2} \mathrm{~B}_{1}$ will be 1011 as shown in Fig. 10(c).
Next, when we put the next pulse and $\mathrm{C}_{1} \mathrm{C}_{0}$ is changed to 01 , then one right shift happens and the output becomes $\mathrm{B}_{4} \mathrm{~B}_{3} \mathrm{~B}_{2} \mathrm{~B}_{1}=1101$, next when $\mathrm{C}_{1} \mathrm{C}_{0}$ is changed
to 10 and a clock pulse is applied, one left shift of $\mathrm{B}_{4} \mathrm{~B}_{3} \mathrm{~B}_{2} \mathrm{~B}_{1}$ occurs and the result changes to $\mathrm{B}_{4} \mathrm{~B}_{3} \mathrm{~B}_{2} \mathrm{~B}_{1}=0111$, and at last if we put $\mathrm{C}_{1} \mathrm{C}_{0}=11$, all the four Multiplexers input are selected and the output lines get the connection path from $A_{i}$ to $B_{i},[i=1,2,3$ and 4$]$, so the result becomes $\mathrm{B}_{4} \mathrm{~B}_{3} \mathrm{~B}_{2} \mathrm{~B}_{1}=\mathrm{A}_{4} \mathrm{~A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1}$. AS we have chosen $\mathrm{A}_{4} \mathrm{~A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1}=1011$, so the output value of $B_{4} B_{3} B_{2} B_{1}=1011$. All these simulation results which are executed by the simulator are shown in Fig. 10(c). The results are also listed in Table-7 as well.
Table 7

| Set the D Flip-flop |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SET }}$ | $\overline{\text { RESET }}$ | D | CIk | Q | $\overline{\mathbf{Q}}$ | Result |
| 1 | 0 | $\times$ | $\times$ | 0 | 1 | Set the Flip-flop |
| 1 | 1 | 0 | 5 | 0 | 1 | Set the Flip-flop |
| Input at terminals $\mathrm{A}_{4} \mathrm{~A}_{3} \mathbf{A}_{2} \mathbf{A}_{1}$ |  |  |  |  |  |  |
| Right input | Left input | $A_{4}$ | As | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | Result |
| 0 | 1 | 1 | 0 | 1 | 1 | Input values given |
| Control mode |  | Output of all Flip-Iop |  |  |  |  |
| $\mathrm{C}_{1}$ | $\mathrm{C}_{0}$ | B4 | B3 | $\mathrm{B}_{2}$ | $\mathrm{B}_{1}$ | Result |
| 0 | 0 | 1 | 0 | 1 | 1 | No change |
| 0 | 1 | 1 | 1 | 0 | 1 | Right shift A into B |
| 1 | 0 | 0 | 1 | 1 | 1 | Left shift A into B |
| 1 | 1 | 1 | 0 | 1 | 1 | $\mathrm{A}_{4} \mathrm{~A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1}$ |

## X. Discussion concerning Delay, Switching energy and Fastness

When implemented a circuit of a device, some indispensable components are collected, and joined them to make it. Similarly, for the case of bilateral shift register with parallel load, 3-input AND gate, 3input NAND gate, 4-input OR gate, 4:1 Multiplexer, D Flip-flop and inverter are essential. A 4-bit bilateral shift register with parallel load is implemented by using the components cited above. Efficiency of a device relies upon several factors like execution time, component numbers, costs of materials, fan-outs, speed, power consumption, controlling charge etc. First we calculate the processing delays of all the
components used in our work. For calculating the processing/switching delays, we are to involve the critical voltage $V_{c}$ as well as the tunnel junction capacitance $C_{j}$ of the linear TLG concerned. This delays with respects to logic gate/circuit may be measured by the approaches $[1-3,8,9]$ given below.

Delay $=-\left(e\left|\ln \left(P_{\text {error }}\right)\right| R_{t}\right) /\left(\left|V_{j}\right|-V_{c}\right)$

Here, $V_{j}$ is the tunnel junction voltage and $V_{c}$ is the critical voltage and $R_{t}$ is being the internal junction resistance. Execution of the circuit occurs only when a tunneling event occurs. The tunneling event occurs only when the tunnel junction voltage $V_{j}$ is higher than or equal to the internal critical voltage $V_{c}$, i.e., when $\quad\left|V_{j}\right| \geq V_{c}$. Whenever this conditional expression is gratified by a 3-input AND gate, junction voltage of the 3-input AND gate becomes $V_{j}$ $=11.8 \mathrm{mV}$, the internal critical voltage $V_{c}$ of the tunnel junction is found to be 11.58 mV . The parameter values of tunnel resistance $R_{t}=10^{5} \Omega$ and the probability of error $P_{\text {error }}=10^{-12}$ are given. Putting these values into equation (10) we measure the gate delay $=0.072 \mid \ln \left(\boldsymbol{P}_{\text {error }}\right) \| \mathrm{ns}=1.98 \mathrm{~ns}$. In this same way we can find out the delays of different gates/ circuits and they are listed in Table-6 and 7.

While tunneling, an electron passes through the junction barrier, then the total energy in the circuit is altered. The energy levels, before and after the tunneling event are measured by using the equation (11).
$\Delta E=E_{\text {before tunnel }}-E_{\text {after tunnel }}$

$$
\begin{equation*}
=-e\left(V_{c}-\left|V_{j}\right|\right) \tag{11}
\end{equation*}
$$

This switching/tunneling energy $-e\left(V_{c}-\left|V_{j}\right|\right)$ is consumed for a tunnel event in the tunneling circuit. We have listed the energy consumptions with respect to different TLG circuits in Table-6.

## Table-8

$\left.\begin{array}{|l|l|l|l|}\hline \text { Gate/Device } & \begin{array}{l}\mathrm{n} \\ \text { elemen } \\ \text { ts }\end{array} & & \text { Delay (ns) } \\ \text { EneV } \\ \text { Energy }\end{array}\right\}$

Two curves have been drawn in respect of the switching delay vs. switching error probability in Fig. 11(a) as well as the switching delay vs. the unit capacitance C (=1aF) in Fig. 11(b) below.


Fig. 11(a) Delay vs. Error Probability


Fig. 11(b) Delay Vs. capacitance
The total number of small elements required to construct a gate or circuit is counted. We keep track of the data got from this work in relation to small element numbers, delays or late, and switching energy and all of them are given in Table-6.


Fig. 12 comparison of small Elements and switching energy


Fig. 13 Delays of SET/TLG Vs. gates
The execution delays for distinct threshold logic circuits must be distinct. For instance, for the 3 -input OR gate, the processing delay is 2.01 ns , for 2 -input XOR gate it becomes 2.21 ns , and in the 4 - bit bilateral shift register with parallel load - delay is $0.288\left|\ln \left(P_{\text {error }}\right)\right|$ ns.

Given the value of $P_{\text {error }}=10^{-12}$, so the time after which the first output of the 4 - bit bilateral shift register with parallel load circuit will fan out is $0.288 \mid \ln \left(P_{\text {error }}\right)$ |ns $=7.95$ ns. Hence, we surely maintain the control signal time i.e., after every 7.95 ns or more we are to apply the control signals $\left(\mathrm{C}_{1} \mathrm{C}_{0}\right)$. In this condition, the speed or frequency of the 4 - bit bidirectional shift register with parallel load circuit will be $1 / 7.95 n s=125.78 \mathrm{MHz}$.

We are interested in finding out the circuit delays as to CMOS, SET-based and LTG-based. The have obtained the processing delays in case of a CMOS logic gate for AND, NAND, NOR, XOR is 12 ns [1-4, 8, 9]. The tunneling time through a single electron transistor (SET) [9, 10] is approximately 4 ns [4-6, 12, and 13].

Table-9

| Gate/Device | SET-based <br> delay ns | LTG-based <br> delay ns | Speed-up <br> times |
| :--- | :---: | :---: | :---: |
| inverter | 8 | 0.60 | 13.33 |
| 2-input NOR | 4 | 1.65 | 2.42 |
| 2-input OR | 4 | 1.71 | 2.33 |
| 2-input NAND | 4 | 1.71 | 2.33 |
| 2-input AND | 4 | 1.71 | 2.33 |
| 3-input AND | 8 | 1.98 | 4.04 |
| 3-input NAND | 8 | 1.98 | 4.04 |
| 2-input XOR | 4 | 2.21 | 1.81 |
| 3-input OR | 8 | 2.01 | 3.98 |
| 3-input NOR | 8 | 1.99 | 4.02 |
| 4-input OR | 8 | 2.15 | 3.72 |
| 4:1 MUX | 12 | 4.75 | 2.52 |
| D Flip-flop | 16 | 3.96 | 4.04 |
| 4-bit <br> Bidirectional <br> Register | 28 | 7.95 | 3.21 |

## A. Switching delays of SET and LTG

Assuming that the error probability is $10^{-12}$, the processing late /delays for different gates/circuits we have measured are given in Table-7. From the Table-7, we find that the LTG based circuit is at least 2 times faster than the SET based circuit. And in connection with CMOS, the LTG based circuit is at least 8 times faster than it.

## XI.CONCLUSION

In this work, a 4-bit bidirectional resister capable of right-shifting and left-shifting of data is implemented. This circuit can also load a 4-bit data parallely. This device is made up of 4:1 Multiplexers and D Flip-flops which are also implemented with the help of 3-input AND gate, 3-input NAND gate and 4-input OR gate based on the principle of threshold logic. For the
verification of our circuit "4-bit bidirectional resister", it is simulated by using the simulator-SIMON and the result we got is correct and errorless. The switching delays, power consumptions and the number of elements required for all the circuits, we have implemented, are measured. As the TLG based circuits' operation relies upon the tunneling of an electron, the power consumed for moving an electron will be very small. For instance, in a 4-bit bidirectional resister, the power consumption, when an electron passes through the circuit, is $676.72 \mathrm{meV}=$ $676.72 \times 10^{-3} \times 1.602 \times 10^{-19}$ Joule $=1.084 \times$ $10^{-25}$ Joule which is very small amount. When comparing to the switching delays of CMOS based circuits and SET based circuit with respect to the TLG-based circuit, we obtain that TLG-based circuit is at least 8 -times and 2-times faster than them respectively. The drawback of single electron based threshold logic technology is that the temperature during the execution must be maintained at 0 K . To maintain this low temperature is, no doubt, difficult. In the work, control line signals must be changed after 7.95 ns or more otherwise proper result will not be obtained.

## XII.REFERENCES

[1]. Anup Kumar Biswas, "Application of single electron threshold logic gates and memory elements to an up-down Counter" International Journal of Creative Research Thoughts (IJCRT) | Volume 9, Issue 6 June 2021 | ISSN: 2320-2882
[2]. Anup Kumar Biswas, -"Implementation of A $4 n$-Bit Comparator based on IC Type 74L85 using Linear Threshold Gate Tunneling Technology" International Journal of Engineering Research \& Technology ISSN: 2278-0181, Vol. 10 Issue 05, May-2021 pp.299310,
[3]. Anup Kumar Biswas, "State Transition Diagram for A Pipeline Unit based on Single Electron Tunneling" International Journal of

Engineering Research \& Technology (IJERT) Vol. 10 Issue 04, April-2021pp.325-336, ISSN: 2278-0181
[4]. Anup Kumar Biswas, "Design of A Pipeline for A Fixed-Point Multiplication using Single Electron Tunneling Technology", International Journal of Engineering Research \& Technology ISSN: 2278-0181, Vol. 10 Issue 04, April-2021 pp. 86-98,
[5]. A. K. Biswas and S. K. Sarkar: "An arithmetic logic unit of a computer based on single electron transport system" (SPQEO) Semiconductor Physics, Quantum Electronics \& Opt-Electronics. 2003. Vol 6. pp 91-96 No.1,
[6]. A.K. Biswas and S. K. Sarkar: -"Error Detection and Debugging on Information in Communication System Using Single Electron Circuit Based Binary Decision Diagram." (SPQEO) Semiconductor Physics Quantum electronics and opt electronics, Vol. 6, pp.1-8, 2003
[7]. Alexander N. Korotkov, "Single-electron logic and memory devices" INT. ELECTRONICS, 1999, Vol. 86, No. 5, 511- 547
[8]. Casper Lageweg, Student Member, IEEE, Sorin Cot, ofan ${ }^{\text {a }}$, Senior Member, IEEE, and Stamatis Vassiliadis, Fellow, IEEE "Single Electron Encoded Latches and Flip-Flops" IEEE TRANS. ON NANOTECHNOLOGY, VOL. 3, NO. 2, JUNE 2004
[9]. C. Lageweg, S. Cot, fan ${ }^{\text {a a, and S. Vassiliadis, "A }}$ linear threshold gate implementation in single electron technology," IEEE Computer Society VLSI Workshop, Apr. 2001, pp. 93
[10]. K. Likharev, "Single-electron devices and their applications," Proc. IEEE, vol. 87, pp. 606-632, Apr. 1999.
[11]. J. R. Tucker,- "Complementary digital logic based on the Coulomb-blockade", Journal of Applied Physics., vol. 72, no. 9, pp. 4399-4413, November 1992.
[12]. Jacob. Millman and C. C. Halkias; "Integrated Electronics- Analog and Digital Circuits and Systems -second edition" McGraw Hill Education;
[13]. Millman's Electronic Devices \& Circuits 4th Edition (English, Paperback, Jacob Millman)

## BIOGRAPHY



ANUP KUMAR BISWAS, born in 1971. He defended his Ph.D.[Engg.] thesis in 2005 in the stream of Electronics and Telecommunication Endineering at Jadavpur University. He was a Senior Research Fellow(SRF) in Faculty of Engineering and Technology (FET) from 2002 to 2005 at the Department of Electronics \&TC. Dr. Biswas has published 27 papers in national, international journals and conferences. The area of his scientific interests are computer arithmetic, parallel architectures, nanotechnology, and computer-aided design. He is engaged in research activities and teaching last 18 years.

## Cite This Article :

Anup Kumar Biswas, " A High-Speed Bidirectional Register with Parallel Loading using single electron Threshold Logic Technology, International Journal of Scientific Research in Science, Engineering and Technology(IJSRSET), Print ISSN : 2395-1990, Online ISSN : 2394-4099, Volume 8, Issue 4, pp.394-408, July-August-2021. Available at doi : https://doi.org/10.32628/IJSRSET218461 Journal URL : https://ijsrset.com/IJSRSET218461

