AMBA-APB RTL Implementation Using Efficient Resources and Constructs through Verilog

Authors(3) :-Niraj Kumar Mishra, Dr. R. P. Singh, Dr. Jaikarn Singh

The challenge in engineering VLSI based IC design to find an optimum solution for chip which will satisfy the needs of Power, area and efficiency. The aim of this paper is to design and AMBA-APB RTL which is highly efficient in power and size issues. The reusability of design and easy configurability are the focus area of this paper through which design will be implemented. The Design specification is based on ARM based AMBA_APB specification version V2.0. For the simulation task, ModelSim Version 10.3 has been used. For the synthesisation purpose, design utilization summary and power details Xilinx-ISE design software has been used. Power report is introduced for developing better and clear understanding of the power utilization and distribution in any system. The power report gives the power consumption summary.The total clocks power consumption in chip is of 0.38mW, total hierarchy power consumption of 0.52 mW and total on chip logical power consumption of 0.111 W have been extracted from Xilinx XPower analyser tool when APB Bridge is designed under the proposed design approach.

Authors and Affiliations

Niraj Kumar Mishra
Department of ECE, Sri Satya Sai Institute of Science and Technology, Sehore, Madhya Pradesh, India
Dr. R. P. Singh
Department of ECE, Sri Satya Sai Institute of Science and Technology, Sehore, Madhya Pradesh, India
Dr. Jaikarn Singh
Department of ECE, Sri Satya Sai Institute of Science and Technology, Sehore, Madhya Pradesh, India

RTL Constructs, Xilinx ISE 14.1, Efficient Power, Modelsim, SoC

  1. "Design of AMBA APB bridge with reset controller for efficient power consumption" Industrial and Information Systems (ICIIS), 2014 9th International Conference on, 15-17 Dec. 2014, ISBN-978-1-4799-6499-4 IEEE
  2. AMBA™ Specification 2.0 from (Rev 2.0) © Copyright ARM Limited 1999. All rights reserved.
  3. Verilog HDL A guide to Digital Design and Synthesis by Samir Palnitkar
  4. J. Jalle Barcelona Supercomput. Center, Barcelona, Spain J. Abella ; E. Quiñones ; L. Fossati ; M. Zulianello ; F. J. Cazorla,IEEE Member "AHRB: A high-performance timecomposable AMBA AHB bus" Published in: Real-Time and Embedded Technology and Applications Symposium (RTAS), 2014 IEEE 20th,Date of Conference:15-17 April 2014
  5. S. Lee Dept. of Electron. Eng., Soongsil, University C. Lee,IEEE paper "A High Performance SoC On-chip-bus with Multiple Channels and Routing Processes" Published in Very Large Scale Integration, 2006 IFIP International Conference on Date of Conference: 16- 18 Oct. 2006, Print ISBN:3-901882-19-7.
  6. Man, H.J. "Digital ground bounce reduction by supply current shaping and clock frequency Modulation", Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, On page(s): 65 - 76 Volume: 24, Issue: 1, Jan. 2005

Publication Details

Published in : Volume 2 | Issue 3 | May-June 2016
Date of Publication : 2016-06-30
License:  This work is licensed under a Creative Commons Attribution 4.0 International License.
Page(s) : 469-472
Manuscript Number : IJSRSET1623145
Publisher : Technoscience Academy

Print ISSN : 2395-1990, Online ISSN : 2394-4099

Cite This Article :

Niraj Kumar Mishra, Dr. R. P. Singh, Dr. Jaikarn Singh, " AMBA-APB RTL Implementation Using Efficient Resources and Constructs through Verilog, International Journal of Scientific Research in Science, Engineering and Technology(IJSRSET), Print ISSN : 2395-1990, Online ISSN : 2394-4099, Volume 2, Issue 3, pp.469-472, May-June-2016.
Journal URL : http://ijsrset.com/IJSRSET1623145

Article Preview

Follow Us

Contact Us