Four Quadrant Analog Multiplier Based on Squarer Cells
DOI:
https://doi.org//10.32628/IJSRSET1841078Keywords:
Analog Multiplier, Squarer Cell.Abstract
In this paper, a current-mode analog multiplier circuit is proposed that utilizes MOS translinear principle. The parameters of TSMC 0.18µm technology are used to design the proposed multiplier that employs CMOS transistors operating in weak inversion region. Simulations are performed by HSPICE for the circuit to prove its great merits of; low power consumption (100µW), low supply voltage (1.6V), body effect immunity, wide input range (±100nA), bandwidth of 1 MHz, and THD of 4%.
References
- B. Gilbert, "A precise four-quadrant multiplier with sub nanosecond response," IEEE journal of solid-state circuit, vol. 3, pp. 365-373, 1968.
- I. Chaisayun, S. Piangprantong, and K. Dejhan, "Versatile analog squarer and multiplier free from body effect " Analog Integrated Circuits and Signal Processing, vol. 71, pp. 539-547, 2012.
- C. popa, "Improved Accuracy Current-Mode Multiplier Circuits with Applications in Analog Signal Processing," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 22, pp. 443 - 447, 2014.
- M. A. Al-Absi, A. Hussein, and M. TaherAbuelma’atti, "A LowVoltage and Low Power Current-Mode Analog Computational Circuit," Circuits, Systems, and Signal Processing, vol. 32, pp. 321-331, 2013.
- D. M. W. Leenaerts, G. H. M. Joordens, and J. A. Hegt, "A 3.3 V 625 kHz switched-current multiplier," IEEE journal of solid-state circuit, vol. 31, pp. 1340-1343, 1996.
- S. Purushothaman, "A simple 4 quadrant NMOS analog multiplier with input range equal to ±VDD and very low THD," IEEE International Conference on Electro/Information Technology, 2008, pp. 134-139.
- D. Y. Aksin, P. B. Basyurt, and H. U. Uyanik, "Single-ended input four-quadrant multiplier for analog neural networks," European Conference on Circuit Theory and Design, 2009, pp. 307 - 310.
- E. Seevinck and R. J. Wiegerink, "Generalized Translinear Principle," IEEE journal of solid-state circuit, vol. 26, pp. 1098-1102, 1991.
- T. Serrano-Gotarredona, B. Linares-Barranco, and A. G. Andreou, "A general translinear principle for subthreshold MOS transistors," IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 46, pp. 607-616, 1999.’
- C. Kasimis and C. Psychalinos, "0.65V class-AB current-mode four-quadrant multiplier with reduced power dissipation," International Journal of Electronics and Communications (AEU), vol. 65, pp. 673–677, 2011.
- M. Gravati, G. Ferri, M. Valle, N. Guerrini, and N. Reyes, "A novel current-mode very low power analog CMOS four quadrant multiplier," Proceedings of the 31st European Solid-State Circuits Conference (ESSCIRC), 2005, pp. 495 - 498.
- A. Mahmoudi, A. Khoei, and K. Hadidi, "A Novel Current-Mode Micropower Four Quadrant CMOS Analog " IEEE Conference on Electron Devices and Solid-State Circuits (EDSSC), 2007, pp. 321 - 324.
- S. Nikseresht, S. J. Azhari, M. Danesh, “High bandwidth four-quadrant analog multiplier,” Iranian Conference on electrical Engineering (ICEE), pp. 210-215, 2017.
- A. Baharmast, S. J. Azhari, S. Mowlavi, "A new current mode high speed four quadrant CMOS analog multiplier," 24th Iranian Conference on Electrical Engineering (ICEE), pp. 1371-1376, 2016.
- M. H. Danesh, S. Nikseresht, M. Dehdast, "A current-mode RMS-to-DC converter based on translinear principle," International Journal of Electrical and Electronics Engineering (IJEEE), Vol. 3. No. 1, 2013.
Downloads
Published
2018-10-30
Issue
Section
Research Articles
License
Copyright (c) IJSRSET
This work is licensed under a Creative Commons Attribution 4.0 International License.
How to Cite
[1]
Reza Zarei, Moora Maali, "
Four Quadrant Analog Multiplier Based on Squarer Cells, International Journal of Scientific Research in Science, Engineering and Technology(IJSRSET), Print ISSN : 2395-1990, Online ISSN : 2394-4099,
Volume 4, Issue 10, pp.350-354, September-October-2018. Available at doi : https://doi.org/10.32628/IJSRSET1841078