A Review Paper on Multiplier Algorithms for VLSI Technology

Authors(3) :-Kajal Agrawal, Milind Shah, Gaurav Asari

In the era of digitalization, it is required to increase the speed of digital circuits while reducing area and power consumption. In any digital system, multiplication is a key element. One of the important parameter which affects the performance of entire system is performance of multiplier unit. Therefore, it is required to design efficient multiplier unit. To improve the efficiency of multiplier unit, it’s needed to optimize various parameters such as speed and area. There are different multiplier algorithms discussed and compared in this paper for performance optimization.

Authors and Affiliations

Kajal Agrawal
Vishwakarma Government Engineering College, Chandkheda, Gujarat, India
Milind Shah

Gaurav Asari

Array multiplier, Wallace tree multiplier, Booth algorithm, Karatsuba algorithm, Vedic multiplier.

  1. Hemangi P.Patil, S.D.Sawant. "FPGA Implementation of Conventional and Vedic Algorithm for Energy Efficient Multiplier" IEEE International Conference on Energy Systems and Applications (ICESA) Dr. D. Y. Patil Institute of Engineering and Technology, Pune, India 30 Oct-01 Nov, 2015.
  2. G.Challa Ram, D.Sudha Rani, R.Balasaikesava, K.Bala Sindhuri. "Design of Delay Efficient Modified 16 bit Wallace Multiplier" IEEE International Conference On Recent Trends In Electronics Information Communication Technology, May 20-21, 2016, India.
  3. S.P.Pohokar, R.S.Sisal, K.M.Gaikwad, M.M.Patil, Rushikesh Borse. "Design and Implementation of 16 x 16 Multiplier using Vedic Mathematics" International Conference on Industrial Instrumentation and Control (ICIC) College of Engineering Pune, India. May 28-30, 2015.
  4. Arish S, R.K.Sharma. "An efficient floating point multiplier design for high speed applications using Karatsuba algorithm and Urdhva-Tiryagbhyam algorithm" IEEE International Conference on Signal Processing and Communication, March 16-18, 2015.
  5. Paras Gulati, Harsh Yadav and Manoj Kumar Taleja. "Implementation of an Efficient Multiplier Using the Vedic Multiplication Algorithm"International Conference on Computing, Communication and Automation (ICCCA2016).

Publication Details

Published in : Volume 4 | Issue 2 | January-February 2018
Date of Publication : 2018-01-20
License:  This work is licensed under a Creative Commons Attribution 4.0 International License.
Page(s) : 205-209
Manuscript Number : IJSRSET184233
Publisher : Technoscience Academy

Print ISSN : 2395-1990, Online ISSN : 2394-4099

Cite This Article :

Kajal Agrawal, Milind Shah, Gaurav Asari, " A Review Paper on Multiplier Algorithms for VLSI Technology, International Journal of Scientific Research in Science, Engineering and Technology(IJSRSET), Print ISSN : 2395-1990, Online ISSN : 2394-4099, Volume 4, Issue 2, pp.205-209, January-February-2018.
Journal URL : http://ijsrset.com/IJSRSET184233

Article Preview