Analysis of Optimization Techniques for Low Power VLSI Design

Authors

  • A.Deepika  KRCET, Hyderabad, Telangana, India
  • Y. Priyanka  KRCET, Hyderabad, Telangana, India

Keywords:

Optimization, Low Power, Power Dissipation, Power Management

Abstract

With shrinking technology, as power density (measured in watts per square millimetre) is raising at an alarming rate, power management is becoming an important aspect for almost every category of design and application. Reducing power consumption and over all on chip power management are the key challenges in deep sub micro meter nodes due to increased complexity. Power management needs to be considered at very early design stages. Also low-power techniques should to be employed at every design stage, from RTL (Register Transfer Level) to GDSII. This survey paper describes the various strategies, methodologies and power management techniques for low power VLSI circuits. Future challenges that must be met by designers to designs low power high performance circuits are also discussed. State-of-the-art optimization methods at different abstraction levels that target design of low power digital VLSI circuits are surveyed.

References

  1. Shekar Borkar, "Design Challenges of Technology Scaling," IEEE Micro , July/August 1999, pg 23.
  2. T. Inukai, et.al, “Boosted Gate MOS (BGMOS): Device/Circuit Cooperation Scheme to Achieve Leakage- Free Giga- Scale Integration,” Proc. CICC 2000, pp.409-412.
  3. Michael Keating, David Flynn, Robert Aitken, Ala Gibsons and Kaijian Shi, “Low Power Methodology Manual for System on Chip Design”, Springer Publications, New York, 2007.
  4. Creating Low-Power Digital Integrated Circuits The Implementation Phase, Cadence, 2007.
  5. C. Chen and M. Sarrafzadeh “A Efficient Algorithm for Gate Level Power Delay Trade of using Two Voltages”, International Conference on Computer Design, pp. 222-227, October 1999.
  6. J.M. Cheng and M. Pedram “Energy Minimization using Multi Supply Voltage”, IEEE Transaction on VLSI System, Vol. 5, No. 4, pp. 1-8, December 1992.
  7. Qqiang M Q and Evangeline, “Voltage island-Driven Floor Planning”, Proceeding of IEEE, pp. 644-649,2007.
  8. P. J. Shah, P.P atil, V.M. Deshmukh and P. H. Zope, “Low Power VLSI Design using Dynamic Thershold logic”, Proceedings of SPIT-IEEE Colloquium International Conference Mumbai, Vol. 2, pp. 121.
  9. Wong, M.D.F., “Low Power Design with Multi-Vdd and Voltage Islands”, ASIC ASICON ‘07, 7th International Conference, pp. 1325-1325, 2007.
  10. Li Shang, Li-Shiuan Peh, Niraj K. Jha, “Dynamic Voltage Scaling with Links for Power Optimization of Inter- connection Networks”, The Ninth International Symposium on High-Performance Computer Architecture, HPCA-9 2003, Proceedings, pp. 91-102, ISSN: 1530-0897, 12 February 2003.
  11. S.Devadas, A.Ghosh, andK.Keutzer. LogicSynthesis. McGraw Hill, New York, NY, 1994.
  12. H. Savoj, R. Brayton, and H. Touati. Extracting Local Don’t- Cares for Network Optimization. In Proceedings of the Interna- tional Conference on Computer-Aided Design, pages 514–517, November 1991.
  13. A. Shen, S. Devadas, A. Ghosh, and K. Keutzer. On Average Power Dissipation and Random Pattern Testability of Combina- tional Logic Circuits. In Proceedings of the Int’l Conference on Computer-Aided Design, pages 402–407, November 1992.
  14. S. Iman and M. Pedram. Multi-Level Network Optimization for LowPower. InProceedingsoftheInt’lConferenceonComputer- Aided Design, pages 371–377, November 1994.
  15. C. Lemonds and S. S. Mahant Shetti. A Low Power 16 by 16 Multiplier Using Transition Reduction Circuitry. In Proceedings of the Int’l Workshop on Low Power Design, pages 139–142, April 1994.
  16. K. Roy and S. Prasad. SYCLOP: Synthesis of CMOS Logic for Low Power Applications. In Proceedings of the Int’l Conference on Computer Design: VLSI in Computers and Processors, pages 464–467, October 1992.
  17. K.Keutzer. DA GON:Technology Mapping andLocalOptimiza- tion. In Proceedings of the 24th Design Automation Conference, pages 341–347, June 1987.
  18. P. Ashar, S. Devadas, and A. R. Newton. Sequential Logic Synthesis. KluwerAcademic Publishers,Boston, Massachusetts, 1991.
  19. C-Y. Tsui, M. Pedram, C-A. Chen, and A. M. Despain. Low Power State Assignment Targeting Two - and Multi-level Logic Implementations. In Proceedings of the Int’l Conference on Computer-Aided Design, pages 82–87, November 1994.
  20. M. Stan and W. Burleson. Limited-weight codes for low- power I/O. In Proceedings of the Int’l Workshop on Low Power Design, pages 209–214, April 1994.
  21. C. E. Leiserson, F. M. Rose, and J. B. Saxe. Optimizing Syn- chronous Circuitry by Retiming. In Proceedings of 3rd CalTech Conference on VLSI, pages 23–36, March 1983.
  22. J. Mo nteiro, S. Devadas, and A. Ghosh. Retiming Sequential Circuits for Low Power. In Proceedings of the Int’l Conference on Computer-Aided Design, pages 398–402, November 1993.
  23. Seongmoo Heo and Krste Asanovi, “Dynamically Resizable Static CMOS Logic for Fine-Grain Leakage Reduction”, MIT CSAIL Technical Report (MIT-LCS- TR-957), July 2004.
  24. P. w. Ong and R. H. Yan. Power-conscious software design - a framework for modeling software on hardware. In Proceedings of 1994 IEEE Symposium on Low Power Electronics, pages 36– 37, San Diego, CA, Oct. 1994.
  25. Liu, Weidong, Xiaodong Jin, Xuemei Xi, James Chen, Min-Chie Jeng, Zhihong Liu, Yuhua Cheng, Kai Chen, Mansun Chan, Kelvin Hui, Jianhui Huang, Robert Tu, Ping K Ko, and Chenming Hu, BSIM3v3.3 MOSFET Model User's Manual , Department of Electrical Engineering and Computer Sciences, University of California-Berkeley, 2005.

International Journal of Scientific Research in Science, Engineering and Technology

Downloads

Published

2018-04-30

Issue

Volume 4, Issue 4, March-April-2018

Section

Research Articles

License

Copyright (c) IJSRSET

Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License.

How to Cite

[1]
A.Deepika, Y. Priyanka, " Analysis of Optimization Techniques for Low Power VLSI Design, International Journal of Scientific Research in Science, Engineering and Technology(IJSRSET), Print ISSN : 2395-1990, Online ISSN : 2394-4099, Volume 4, Issue 4, pp.369-375, March-April-2018.