Error Detection and Correction for Golay Code & Extended Golay Code using Cyclic Redundancy Check

Authors

  • Sudha Kumari  M. Tech. Scholar, Department of ECE, LNCT, Bhopal, India
  • Dr. Laxminarayan Gahalod  Associate Professor, Department of ECE, LNCT, Bhopal, India
  • Dr. Soni Changlani  Professor & Head, Department of ECE, LNCT, Bhopal, India

DOI:

https://doi.org//10.32628/IJSRSET12293138

Keywords:

Binary Golay Code (23, 12, 7), Extended Golay Code (24, 12, 8), Adder, Weight Measurement Unit

Abstract

In this paper certain optimization techniques are proposed to reduce the encoder and decoder computation time of cache memory that is affected by soft error and by implementing ECC such as cyclic and block codes. Error that is adjacent by a width of three and two bits are the prime concern of this thesis. Optimised Golay code (23, 12) and new block code size (32, 19) which is also optimised are presented. Nevertheless, cyclic code is efficient compared with block code however, the prime concern of the thesis is to address the triple and double adjacent errors which also includes single bit error, in this regard built-in capability of Golay code is optimised and used for comparison. The extended Golay code is implemented in term of number of slice, number of LUT and maximum combinational path delay compared with existing Golay code.

References

  1. Nandivada Sridevi, K. Jamal and Kiran Mannem, “Implementation of Error Correction Techniques in Memory Applications”, Fifth International Conference on Computing Methodologies and Communication, IEEE 2021.
  2. Kristjane Koleci, Paolo Santini, Marco Baldi, Franco Chiaraluce, Maurizio Martina And Guido Masera, “Efficient Hardware Implementation of the LEDAcrypt Decoder”, IEEE Access 2021.
  3. P. Santini, M. Battaglioni, M. Baldi, and F. Chiaraluce, “Analysis of the error correction capability of LDPC and MDPC codes under parallel bit-flipping decoding and application to cryptography,”, IEEE Trans. Communication, vol. 68, no. 8, pp. 4648_4660, Aug. 2020.
  4. J. Hu, M. Baldi, P. Santini, N. Zeng, S. Ling, and H. Wang, “Lightweight key encapsulation using LDPC codes on FPGAs”, IEEE Trans. Comput., vol. 69, no. 3, pp. 327_341, Mar. 2020.
  5. D. Zoni, A. Galimberti, andW. Fornaciari, ``Efficient and scalable FPGA oriented design of QC-LDPC bit-flipping decoders for post-quantum cryptography,'' IEEE Access, vol. 8, pp. 163419_163433, 2020.
  6. K.Koleci, M. Baldi, M. Martina, and G. Masera, ``Ahardware implementation for code-based post-quantum asymmetric cryptography,'' in Proc. 3rd Italian Conf. Cybersecurity (ITASEC), vol. 2597, Ancona, Italy, Feb. 2020, pp. 141_152.
  7. D. Zoni, A. Galimberti, and W. Fornaciari, ``Flexible and scalable FPGA oriented design of multipliers for large binary polynomials,'' IEEE Access, vol. 8, pp. 75809_75821, 2020.
  8. M. Baldi, A. Barenghi, F. Chiaraluce, G. Pelosi, and P. Santini, ``LEDAcrypt: QC-LDPC code-based cryptosystems with bounded decryption failure rate,'' in Code-Based Cryptography, M. Baldi, E. Persichetti, and P. Santini, Eds. Cham, Switzerland: Springer, 2019, pp. 11_43.
  9. Shivani Tambatkar, Siddharth Narayana Menon, Sudarshan. V, M. Vinodhini and N. S. Murty, “Error Detection and Correction in Semiconductor Memories using 3D Parity Check Code with Hamming Code”, International Conference on Communication and Signal Processing, April 6-8, 2017, India.
  10. Pallavi Bhoyar, “Design of Encoder and Decoder for Golay code”, International Conference on Communication and Signal Processing, April 6-8, IEEE 2016, India.
  11. Pedro Reviriego, Shanshan Liu, Liyi Xiao, and Juan Antonio Maestro, “An Efficient Single and Double-Adjacent Error Correcting Parallel Decoder for the (24,12) Extended Golay Code”, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 34, No. 3, pp. 01-04, 2016.
  12. Satyabrata Sarangi and Swapna Banerjee, “Efficient Hardware Implementation of Encoder and Decoder for Golay Code”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2014.
  13. P. Adde, D. G. Toro, and C. Jego, “Design of an efficient maximum likelihood soft decoder for systematic short block codes,” IEEE Trans. Signal Process. vol. 60, no. 7, pp. 3914–3919, Jul. 2012.

International Journal of Scientific Research in Science, Engineering and Technology

Downloads

Published

2022-06-30

Issue

Volume 9, Issue 3, May-June-2022

Section

Research Articles

License

Copyright (c) IJSRSET

Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License.

How to Cite

[1]
Sudha Kumari, Dr. Laxminarayan Gahalod, Dr. Soni Changlani, " Error Detection and Correction for Golay Code & Extended Golay Code using Cyclic Redundancy Check , International Journal of Scientific Research in Science, Engineering and Technology(IJSRSET), Print ISSN : 2395-1990, Online ISSN : 2394-4099, Volume 9, Issue 3, pp.456-462, May-June-2022. Available at doi : https://doi.org/10.32628/IJSRSET12293138