A Power-Efficient FPGA Test Pattern Composer

Authors

  • K. Pasipalana Rao Assistant Professor, Department of Electronics and Communication Engineering, Sri Vasavi Engineering, College, Tadepalligudem, Andhra Pradesh, India Author
  • Ch. Hari Chandrika UG Student, Department of Electronics and Communication Engineering, Sri Vasavi Engineering, College, Tadepalligudem, Andhra Pradesh, India Author
  • G. Ramya Krishna UG Student, Department of Electronics and Communication Engineering, Sri Vasavi Engineering, College, Tadepalligudem, Andhra Pradesh, India Author
  • G. Anitha Iswarya UG Student, Department of Electronics and Communication Engineering, Sri Vasavi Engineering, College, Tadepalligudem, Andhra Pradesh, India Author

Keywords:

LUT, SRAM, Von-Neumann Corrector, True-Random Number Generator, Clock gating, Xilinx, Random Jitter

Abstract

The paper presents a novel approach to generating true random number sequences in Xilinx hardware using the random jitter of free-running oscillators. By employing programmable delay lines, the proposed method aims to reduce correlation between oscillator rings, enhancing randomness. Post- processing techniques such as Von-Neumann correction are applied to refine the generated sequences. Additionally, clock gating architecture is utilized to improve power efficiency by reducing switching activity. Notably, the design omits data and read/write lines in SRAM memory architecture due to LUT memory accessing not requiring write operations.

Downloads

Download data is not yet available.

References

K. Nohl, D. Evans, S. Starbug, and H. Plotz, “Reverse-engineering a ¨ Cryptographic RFID Tag,” in Proceedings of the 17th Conference on Security Symposium. USENIX Association, 2008, pp. 185–193.

G.Marsaglia, “Diehard: A Battery of Tests of Randomness,” 1996.

Shibinu A.R , Rajkumar. et. al, “Implementation of power efficient 4-bit reversible linear feedback shift register for BIST,” Tech. Rep., 2010.

D. Muthih and A. Arockia Bazil Raj, “mplementation of high-speed LFSR design with parallel architectures,” 2014.

Jayasanthi M, Kowsalyadevi AK, “Low Power Implementation of Linear Feedback Shift Registers “,2019

M. Majzoobi, F. Koushanfar, and S. Devadas, “FPGA-Based True Random Number Generation Using Circuit Metastability with Adaptive Feedback Control,” in Cryptographic Hardware and Embedded Systems – CHES 2011. Springer Berlin Heidelberg, 2011, pp. 17–32.

H. Hata and S. Ichikawa, “FPGA Implementation of Metastability-Based True Random Number Generator,” IEICE Transactions on Information and Systems, vol. E95.D, no. 2, pp. 426–436, 2012.

A. P. Johnson, R. S. Chakraborty, and D. Mukhopadhyay, “An Improved DCM-Based Tunable True Random Number Generator for Xilinx FPGA,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 64, no. 4, pp. 452–456, April 2017.

D. Liu, Z. Liu, L. Li, and X. Zou, “A Low-Cost Low-Power Ring Oscillator-Based Truly Random Number Generator for Encryption on Smart Cards,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 63, no. 6, pp. 608–612, June 2016.

A. Beirami and H. Nejati, “A Framework for Investigating the Performance of Chaotic-Map Truly Random Number Generators,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 60, no. 7, pp. 446–450, July 2013.

J. von Neumann, “Various techniques used in connection with random digits,” in Monte Carlo Method. National Bureau of Standards Applied Mathematics Series, 12, 1951, pp. 36–38. [12] B. Sunar, W. J. Martin, and D. R. Stinson, “A Provably Secure True Random Number Generator with Built-In Tolerance to Active Attacks,” IEEE Transactions on Computers, vol. 56, no. 1, pp. 109–119, Jan 2007. [13] M. Dichtl and J. D. Golic, “High- Speed True Random Number Genera- ´ tion with Logic Gates Only,” in Cryptographic Hardware and Embedded Systems - CHES 2007. Springer Berlin Heidelberg, 2007, pp. 45–62.

Harshitha G; Kishore E J; Manoj R; Priyanka R Devarmani; Praveen Kumar Y G; M Z Kurian, “Gate-Diffusion Input based Linear Feedback Shift Register : A Review,” in 2092 .

K. Wold and C. H. Tan, “Analysis and Enhancement of Random Number Generator in FPGA Based on Oscillator Rings,” in Int. Conf. on Reconfigurable Computing and FPGAs, Dec 2008, pp. 385–390.

O. Petura, U. Mureddu, N. Bochard, V. Fischer, and L. Bossuet, “A survey of ais 20/31 compliant trng cores suitable for fpga devices,” in 2016 26th International Conference on Field Programmable Logic and Applications (FPL), Aug 2016, pp. 1–10.

N. Bochard, F. Bernard, V. Fischer, and B. Valtchanov, “TrueRandomness and PseudoRandomness in Ring Oscillator-Based True Random Number Generators,” Int. J. Reconfig. Comp., vol. 2010, pp. 879 281:1–879 281:13, 2010.

Downloads

Published

19-04-2024

Issue

Section

Research Articles

How to Cite

[1]
K. Pasipalana Rao, Ch. Hari Chandrika, G. Ramya Krishna, and G. Anitha Iswarya, “A Power-Efficient FPGA Test Pattern Composer”, Int J Sci Res Sci Eng Technol, vol. 11, no. 2, pp. 333–341, Apr. 2024, Accessed: May 04, 2024. [Online]. Available: https://ijsrset.com/index.php/home/article/view/IJSRSET2411250

Similar Articles

You may also start an advanced similarity search for this article.