[1]
Raykar Nilam, Pathan Alisha, Ashwini Dhavale, Prof. Khot J. S, and Dr. Divekar S. N, “Hybrid Full Adder Circuit Utilizing Pass Transistor Logic and PFAL Logic”, Int J Sci Res Sci Eng Technol, vol. 12, no. 3, pp. 923–928, Jun. 2025, Accessed: Jun. 15, 2025. [Online]. Available: https://ijsrset.com/index.php/home/article/view/IJSRSET2512155