K. Pasipalana Rao, et al. “A Power-Efficient FPGA Test Pattern Composer”. International Journal of Scientific Research in Science, Engineering and Technology, vol. 11, no. 2, Apr. 2024, pp. 333-41, https://ijsrset.com/index.php/home/article/view/IJSRSET2411250.