K. Pasipalana Rao, Ch. Hari Chandrika, G. Ramya Krishna, G. Anitha Iswarya. A Power-Efficient FPGA Test Pattern Composer. Int J Sci Res Sci Eng Technol [Internet]. 2024 Apr. 19 [cited 2024 May 18];11(2):333-41. Available from: https://ijsrset.com/index.php/home/article/view/IJSRSET2411250